At Synopsys, we drive innovations that shape how we live and connect. Our technology powers the Era of Pervasive Intelligence, from self-driving cars to learning machines. As leaders in chip design, verification, and IP integration, we empower the creation of high-performance silicon chips and software.
\nYou are an experienced verification architect who thrives on technical leadership and mentoring others. You excel in digital design and verification, enjoy collaborating with global teams, and are motivated by delivering high-quality solutions. Your expertise includes System Verilog, Verilog, VHDL, UVM, and scripting/programming in C/C++. You’re proactive, inclusive, and passionate about process improvement and innovation.
\nResponsibilities:\nProvide technical leadership and mentor junior engineers.\nCollaborate with cross-functional, global teams.\nDefine and implement advanced verification plans and methodologies.\nDevelop and maintain UVM-based testbenches.\nDrive process improvements for verification efficiency.\nAutomate verification flows using scripting and programming skills.
\nThe Impact You Will Have:\nEnsure robust verification for complex ASIC and IP designs.\nSupport first-silicon success and faster time-to-market.\nElevate team skills and technical excellence.\nChampion best verification practices and tools.\nEnhance collaboration across global teams.\nPromote continuous improvement in verification processes.
\nWhat You’ll Need:\nBSEE or MSEE with at least 12+ years of direct industry experience in digital design verification with System Verilog, Verilog, or VHDL.\nExpertise in UVM and coverage-driven RTL verification.\nProficiency in scripting and programming (Python, Perl, C/C++).\nAbility to define verification plans and architect testbenches.\nExperience with 200G SerDes verification is an asset.
\nWho You Are:\nCollaborative leader and effective communicator.\nMentor who empowers others.\nAnalytical, detail-oriented problem solver.\nAdaptable and innovative.
\nThe Team You’ll Be A Part Of:\nJoin a diverse, world-class engineering team dedicated to delivering industry-leading verification solutions for next-generation semiconductor products.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_2f7e7aee-bc7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ottawa/verification-design-lead-14733/44408/91320791920","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["System Verilog","Verilog","VHDL","UVM","C/C++"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:19:41.079Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ottawa"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"System Verilog, Verilog, VHDL, UVM, C/C++"}]}