{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/title/principal-asic-verification-engineer"},"x-facet":{"type":"title","slug":"principal-asic-verification-engineer","display":"Principal Asic Verification Engineer","count":1},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_98785e57-1a3"},"title":"Principal ASIC Verification Engineer","description":"<p>As a Principal ASIC Verification Engineer at Synopsys, you will be responsible for partnering with design teams to define verification requirements, developing test plans from specifications, and building and maintaining UVM testbenches and agents.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Partnering with design teams to define verification requirements</li>\n<li>Developing test plans from specifications</li>\n<li>Building and maintaining UVM testbenches and agents</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>B.Sc./M.Sc. in a relevant engineering field</li>\n<li>10+ years in ASIC/UVM verification</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_98785e57-1a3","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/munich/principal-asic-verification-engineer/44408/91377529600","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SystemVerilog","C","Python","TCL/Perl","UVM","SVA","Formal verification"],"x-skills-preferred":["Interface IPs (PCIe, CXL)","AI tools"],"datePosted":"2026-03-06T07:23:17.310Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Munich"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SystemVerilog, C, Python, TCL/Perl, UVM, SVA, Formal verification, Interface IPs (PCIe, CXL), AI tools"}]}