Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nWe are seeking a creative and talented engineer to fill a FPGA Validation role in Bengaluru, India. The environment presents stimulating, challenging, and rewarding work within an excellent work environment with positive career development opportunities.
\nThe FPGA Design and Verification IP Prototyping team is responsible to build FPGA-based hardware prototypes of Synopsys Controllers and PHY Interface IPs and test them to verify their compliance with leading edge industry standards. We play a vital role on supporting Synopsys IP business by validating key features, and mitigating ASIC potential faults early on, in a prototype.
\nResponsibilities:
\nKey Qualifications:
\nPreferred Experience:
\nTravelling:
\nAs a worldwide organization there is sometimes short term travel maybe required.
\nThe Team You’ll Be a Part Of:
\nYou will be joining the FPGA Design and Verification IP Prototyping team, a group of innovative engineers dedicated to building FPGA-based hardware prototypes of Synopsys Controllers and PHY Interface IPs. The team plays a pivotal role in supporting Synopsys' IP business by validating key features, mitigating ASIC potential faults early, and ensuring compliance with industry standards. Collaboration and continuous learning are at the heart of the team, offering a stimulating, challenging, and rewarding environment with positive career development opportunities.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_79c6b894-301","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/fpga-ip-prototyping/44408/93673025488","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","System Verilog","Tcl","Python","Perl","Bash","AMBA AXI","APB","XILINX Vivado","Synplify","Protocompiler","digital design methods","floor planning","timing constraints definition","static timing analysis"],"x-skills-preferred":["HAPS-100","HAPS-80 Boards","Protocompiler Flows","SD/eMMC","(LP)DDR","VCS","Oscilloscopes","Protocol-Analyzers"],"datePosted":"2026-04-24T14:09:30.954Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, System Verilog, Tcl, Python, Perl, Bash, AMBA AXI, APB, XILINX Vivado, Synplify, Protocompiler, digital design methods, floor planning, timing constraints definition, static timing analysis, HAPS-100, HAPS-80 Boards, Protocompiler Flows, SD/eMMC, (LP)DDR, VCS, Oscilloscopes, Protocol-Analyzers"}]}