What Makes a Honda, is Who makes a Honda
\nHonda has a clear vision for the future, and it’s a joyful one. We are looking for individuals with the skills, courage, persistence, and dreams that will help us reach our future-focused goals. At our core is innovation. Honda is constantly innovating and developing solutions to drive our business with record success. We strive to be a company that serves as a source of “power” that supports people around the world who are trying to do things based on their own initiative and that helps people expand their own potential. To this end, Honda strives to realize “the joy and freedom of mobility” by developing new technologies and an innovative approach to achieve a “zero environmental footprint.”
\nWe are looking for qualified individuals with diverse backgrounds, experiences, continuous improvement values, and a strong work ethic to join our team.
\nIf your goals and values align with Honda’s, we want you to join our team to Bring the Future!
\nJob Purpose
\nThe Design Research Senior Engineer in the CoE Division conducts sensing for NA market and consumer trends, extract emerging technologies, formulate hypothesis and propose research initiatives to provide value toward NA Honda’s business direction.
\nKey Accountabilities
\nConduct sensing for NA market and consumer trends, extract emerging technologies, and propose research initiatives.
\nContinuously summarize and correlate sensing results and conclusions with internal stakeholders.
\nPropose and carry out advanced research of emerging technologies utilizing Agile methodologies to prove hypothesis and define value with speed.
\nIndependently manage technical project resources while maintaining leading knowledge of state-of-the-art principles and theories.
\nPropose new technology research themes for implementation into the Honda technical strategy through existing meeting structure and cadence.
\nDevelops and maintains strong relationships with internal and external research partners, industry experts, consortium members, university staff, and policy leaders to gather expertise and grow capability.
\nWithin defined technical pillar, identify root cause of highly technical and multidisciplinary problems and develop plans, designs, test systems, materials, techniques and processes to achieve objectives.
\nGain knowledge and expertise in emerging technologies, document findings, and inform others to grow the overall technical capability in North America.
\nQualifications, Experience, and Skills
\nMinimum Educational Qualifications:
\nBachelor’s of Science in Engineering field or equivalent relevant experience in science/engineering research capacity.
\nMinimum Experience:
\n5 or more years with focus on digital chip architectures, benchmarking, open-source IP / ISA (RISC), ARM, familiarity with CPU / GPU / NPU, FPGAs, SoCs (System-on-Chip) and heterogenous integration.
\nFamiliarity with Assembly language.
\nOther highly desirables: Prior experience with industry standard EDA tools (e.g. - Synopsys / Cadence &c) for IC chip design. Exp in HDLs - e.g. - Verilog / VHDL
\nOther Job-Specific Skills:
\nPassion for research, solving hard problems, and challenging the status quo.
\nAbility to learn new topics of apply principles to design and manufacturing challenges.
\nWorking knowledge of Agile processes and methodologies
\nDesign experiments to test hypothesis and prove them out.
\nUtilize agile process and methodologies to conduct sensing and research initiatives
\nConfidently make autonomous decisions bounded by the research mission and understanding of the company business model.
\nAbility to efficiently manage resources to achieve project initiatives and schedules
\nClearly communicate new research and technology concepts and ideas to technical team members and management.
\nScientifically analyze data provided from tests and experiments to gather knowledge and understanding of the subject of research.
\nOversee overall research project schedule, budget, and direction.
\nWorkstyle
\nThis position will require the employee to work at our ADC, Raymond, OH office at least 4 days per workweek. One remote workday a week may be possible with prior departmental approval.
\nWhat differentiates Honda and make us an employer of choice?
\nTotal Rewards:
\nCompetitive Base Salary (pay will be based on several variables that include, but not limited to geographic location, work experience, etc.)
\nPaid Overtime
\nRegional Bonus (when applicable)
\nIndustry-leading Benefit Plans (Medical, Dental, Vision, Rx)
\nPaid time off, including vacation, holidays, shutdown
\nCompany Paid Short-Term and Long-Term Disability
\n401(K) Plan with company match + additional contribution
\nRelocation assistance (if eligible)
\nCareer Growth:
\nAdvancement Opportunities
\nCareer Mobility
\nEducation Reimbursement for Continued Learning
\nTraining and Development programs
\nAdditional Offerings:
\nTuition Assistance & Student Loan Repayment
\nLifestyle Account
\nChildcare Reimbursement Account
\nElder Care Support
\nWellbeing Program
\nCommunity Service and Engagement Programs
\nProduct Programs
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_24665b43-498","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Honda","sameAs":"https://careers.honda.com","logo":"https://logos.yubhub.co/careers.honda.com.png"},"x-apply-url":"https://careers.honda.com/us/en/job/10679/Senior-ASIC-Design-Research-Engineer","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$90,200.00 - $112,700.00","x-skills-required":["digital chip architectures","benchmarking","open-source IP / ISA (RISC)","ARM","CPU / GPU / NPU","FPGAs","SoCs (System-on-Chip)","heterogenous integration","Assembly language","Synopsys / Cadence","Verilog / VHDL"],"x-skills-preferred":[],"datePosted":"2026-04-22T17:20:50.174Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Raymond"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"digital chip architectures, benchmarking, open-source IP / ISA (RISC), ARM, CPU / GPU / NPU, FPGAs, SoCs (System-on-Chip), heterogenous integration, Assembly language, Synopsys / Cadence, Verilog / VHDL","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":90200,"maxValue":112700,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_9d8bfb7e-5fa"},"title":"Electrical Engineer","description":"As a member of Rigetti's Control Systems team, you will design, develop, test, and deploy hardware that generates microwave pulses that control and read the qubits in our quantum computer.
\nYou'll collaborate closely with embedded software engineers, mechanical engineers, and physicists to deliver cutting-edge quantum control solutions. We're looking for someone who will deepen our team's expertise in low-noise mixed-signal board design , including specifying and designing critical circuit components such as low-noise power supply rails, precise clock distribution, and high-speed transceivers.
\nWe're seeking an experienced Electrical Engineer with a proven track record of leading projects across diverse teams and driving technical excellence in fast-paced, high-growth environments. The ideal candidate combines deep technical expertise with exceptional communication and leadership skills, effectively translating complex concepts for diverse audiences and influencing key design and delivery decisions. This individual fosters a culture of innovation, accountability, and rigorous engineering design, while mentoring others to achieve their highest potential.
\nResponsibilities:
\nRequired Qualifications:
\nPreferred Qualifications:
\nAdditional Information:
\nAs engineering leaders, we value diversity and are committed to building a culture of inclusion to attract and engage innovative thinkers. Our technology, meant to serve all of humanity, cannot succeed if those who built it do not mirror the diversity of the communities we serve. Applications from women, minorities, and other under-represented groups are encouraged.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_9d8bfb7e-5fa","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Rigetti Computing","sameAs":"https://www.rigetti.com","logo":"https://logos.yubhub.co/rigetti.com.png"},"x-apply-url":"https://jobs.lever.co/rigetti/b06e5caa-dc81-41b2-b1b0-8f118255c33a","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["EE","analog design","digital hardware design","FPGA development","Python scripting","RF design","test planning","lab equipment operation"],"x-skills-preferred":["analog design and simulation","signal processing concepts","Verilog/VHDL","numerically-controlled oscillators"],"datePosted":"2026-04-17T12:54:35.660Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Fremont"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"EE, analog design, digital hardware design, FPGA development, Python scripting, RF design, test planning, lab equipment operation, analog design and simulation, signal processing concepts, Verilog/VHDL, numerically-controlled oscillators"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ae1562a1-6be"},"title":"Senior FPGA Architect","description":"Rigetti is seeking a Senior FPGA Architect to join the development of FPGA-based control hardware used to drive our quantum processors.
\nIn this role, you will define FPGA architectures, implement high-performance digital logic, and collaborate closely with hardware, firmware, and quantum engineering teams to build scalable, low-latency control systems.
\nKey responsibilities include:\nDeveloping and improving a custom microprocessor responsible for waveform generation and critical logic to operate a quantum computer\nWorking closely with hardware, firmware, and software teams to define architecture, data flow, and interfaces\nImplementing, simulating, and verifying designs including DSP pipelines, control logic, and high-speed I/O\nOptimizing designs for latency, resource utilization, and robustness in production environments\nDeveloping and maintaining testbenches, verification flows, and CI\nSupporting bring-up, lab validation, and debugging in collaboration with Quantum Engineering on actual quantum computers\nContributing to the long-term roadmap for the architecture of Rigetti’s control systems.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_ae1562a1-6be","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Rigetti Computing","sameAs":"https://www.rigetti.com","logo":"https://logos.yubhub.co/rigetti.com.png"},"x-apply-url":"https://jobs.lever.co/rigetti/efc17b70-a451-4aeb-8a37-70cb7201693b","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","VHDL","FPGA design","Digital signal processing","High-speed serial interfaces","Processor architecture design","Collaboration on cross-functional teams"],"x-skills-preferred":["RF/microwave or mixed-signal systems","ASIC design","Real-time control systems","Data acquisition","Instrumentation","Quantum computing","Test and measurement equipment","Scientific Python stack"],"datePosted":"2026-04-17T12:54:29.986Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, VHDL, FPGA design, Digital signal processing, High-speed serial interfaces, Processor architecture design, Collaboration on cross-functional teams, RF/microwave or mixed-signal systems, ASIC design, Real-time control systems, Data acquisition, Instrumentation, Quantum computing, Test and measurement equipment, Scientific Python stack"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_601e090b-a37"},"title":"FPGA Engineer","description":"We are seeking a talented FPGA Engineer to design and implement high-performance digital solutions for advanced defense systems. This role supports mission-critical applications including radar, electronic warfare (EW), and communications requiring real-time processing and high-reliability hardware design.
\nKey Responsibilities
\nRequired Qualifications
\nITAR Regulations
\nBonus Points
\nAdditional Information
\nCX2 is a next-generation defense technology company securing spectrum dominance for the United States and its allies. We build AI-enabled hardware and software platforms to detect, disrupt, and defend the electromagnetic spectrum across land, air, sea, and space. Our systems are deployed in the most contested operational environments in the world. We’re backed by leading venture investors in the defense ecosystem and led by founders with track records at Meta, SpaceX, Epirus, and the U.S. Department of Defense.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_601e090b-a37","directApply":true,"hiringOrganization":{"@type":"Organization","name":"CX2","sameAs":"https://cx2.com/","logo":"https://logos.yubhub.co/cx2.com.png"},"x-apply-url":"https://jobs.lever.co/cx2/e8f0fee8-d95e-4d7b-a18d-83fd86dfc8d2","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["FPGA","VHDL","Verilog","SystemVerilog","Xilinx Vivado","Intel Quartus","digital design fundamentals","simulation/verification tools","U.S. security clearance"],"x-skills-preferred":["defense systems","digital signal processing","scripting languages","embedded software integration","high-speed interfaces","SoC platforms","RF signal chains"],"datePosted":"2026-04-17T12:28:34.111Z","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"FPGA, VHDL, Verilog, SystemVerilog, Xilinx Vivado, Intel Quartus, digital design fundamentals, simulation/verification tools, U.S. security clearance, defense systems, digital signal processing, scripting languages, embedded software integration, high-speed interfaces, SoC platforms, RF signal chains"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_2f9b4dd6-6f1"},"title":"Emulation Applications Engineer, Sr. Staff","description":"We currently have an opening for an Emulation Applications Engineer, Sr. Staff to join our team. As a member of our team, you will collaborate closely with R&D architects and customers on hardware-assisted verification products. You will drive all aspects of the technology life cycle, from development to product sign-off and customer deployment.
\nResponsibilities:
\nCollaborate with R&D architects and customers on hardware-assisted verification products.
\nDrive all aspects of the technology life cycle, from development to product sign-off and customer deployment.
\nDefine test strategies and methodologies to improve ease-of-use, quality of results, and interoperability with other Synopsys tools.
\nBecome an expert in emulation and prototyping methodologies and flows, including design, partitioning, testing, synthesis, and simulation-based verification.
\nLeverage your close interaction with customers, R&D, Marketing, and Sales teams to demonstrate the differentiated emulation/verification environment.
\nAdapt to recognised best practices and policies in Synopsys to become proficient in various processes involved in the Product Release Cycle.
\nWork with designs from varied verticals to enable and support key ZeBu products in early-stage development.
\nThe Impact You Will Have:
\nEnhance Synopsys' emulation and prototyping solutions by driving technology development and customer deployment.
\nImprove the ease-of-use, quality of results, and interoperability of Synopsys tools, contributing to overall product excellence.
\nProvide expert consultation for solving complex problems, thereby increasing customer satisfaction and product adoption.
\nEnsure successful execution of projects from start to completion, contributing to the timely delivery of high-quality products.
\nSupport the advancement of cutting-edge designs in various verticals such as HPC, AI, storage, networking, and automotive.
\nFacilitate the proliferation of Synopsys' differentiated emulation/verification environment through close collaboration with multiple teams.
\nWhat You’ll Need:
\nBSEE/MS with 7+ years of related experience.
\nExpertise in Emulation and/or Prototyping flows, systems, and methodologies.
\nStrong proficiency in Verilog, System Verilog, and VHDL.
\nUnderstanding of verification concepts and experience with functional simulators.
\nExperience with scripting languages.
\nKnowledge in Simulation flows, Assertion, DPI, and Transactors.
\nComplex problem-solving and debugging skills.
\nStrong communication skills and the ability to interact with customers and peers.
\nKnowledge in synthesis and timing analysis concepts (preferred).
\nFamiliarity with Synopsys solutions and tools like ZeBu, HAPS, VCS, Verdi, Proto Compiler, Synplify, DC, and Formality (preferred).
\nExperience with Xilinx & Altera architecture and toolchains (preferred).
\nUnderstanding of SW/HW debug methodologies and experience with standard SW/HW debug tools (preferred).
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_2f9b4dd6-6f1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/emulation-applications-engineer-sr-staff-15518/44408/92669904624","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":"$157000-$235000","x-skills-required":["Emulation and/or Prototyping flows, systems, and methodologies","Verilog, System Verilog, and VHDL","Verification concepts and functional simulators","Scripting languages","Simulation flows, Assertion, DPI, and Transactors"],"x-skills-preferred":["Synthesis and timing analysis concepts","Synopsys solutions and tools like ZeBu, HAPS, VCS, Verdi, Proto Compiler, Synplify, DC, and Formality","Xilinx & Altera architecture and toolchains","SW/HW debug methodologies and standard SW/HW debug tools"],"datePosted":"2026-04-05T13:21:37.842Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"Emulation and/or Prototyping flows, systems, and methodologies, Verilog, System Verilog, and VHDL, Verification concepts and functional simulators, Scripting languages, Simulation flows, Assertion, DPI, and Transactors, Synthesis and timing analysis concepts, Synopsys solutions and tools like ZeBu, HAPS, VCS, Verdi, Proto Compiler, Synplify, DC, and Formality, Xilinx & Altera architecture and toolchains, SW/HW debug methodologies and standard SW/HW debug tools","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":157000,"maxValue":235000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_90f641e9-987"},"title":"AI/LLM Software Developer - Verification Frontend","description":"Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing.
\nThey work on assignments like designing, developing, and troubleshooting software, leveraging the state-of-the-art technologies like AI/ML, GenAI and Cloud. Their critical contributions enable world-wide EDA designers to extend the frontiers of semiconductors and chip development.
\nJob Description
\nDate posted: 03/29/2026
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
\nYou Are:
\nYou are a forward-thinking engineer with a passion for leveraging cutting-edge AI technologies to revolutionize electronic design automation and verification. You thrive in dynamic environments where innovation, collaboration, and continuous learning are valued. Your experience in verification frontend flows and AI/ML frameworks enables you to bridge the gap between traditional engineering practices and intelligent automation. You are comfortable working across diverse teams, collaborating with design, verification, CAD, and methodology experts to identify impactful automation opportunities. You possess strong analytical skills, enabling you to dissect complex verification challenges and develop scalable GenAI solutions. Your commitment to professional growth is evident in your eagerness to stay current with the latest advancements in LLMs, GenAI, and verification technology. With a keen eye for detail and a drive to deliver high-quality results, you are adept at integrating AI-driven capabilities into established workflows, elevating productivity and efficiency. You value inclusivity and diverse perspectives, and you are motivated by the opportunity to shape the future of engineering through innovative, intelligent solutions.
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nWho You Are:
\nThe Team You’ll Be A Part Of:
\nYou will join a collaborative and innovative engineering team focused on advancing verification productivity through AI-driven solutions. The team works closely with design, verification, CAD, and methodology groups to identify and implement high-impact automation strategies. Together, you will drive the adoption of GenAI technologies within Synopsys’ EDA ecosystem, fostering a culture of continuous improvement and technological excellence.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nBenefits
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nVisit Benefits Page
\nComprehensive medical and healthcare plans that work for you and your family.
\nIn addition to company holidays, we have ETO and FTO Programs.
\nMaternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
\nPurchase Synopsys common stock at a 15% discount, with a 24 month look-back.
\nSave for your future with our retirement plans that vary by region and country.
\nCompetitive salaries.
\n\\\\ Benefits vary by country and region - check with your recruiter to confirm
\nGet an idea of what your daily routine around the office can be like
\n\\ Explore Noida
\nView Map
\n---
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_90f641e9-987","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/ai-llm-software-developer-verification-frontend/44408/93375604432","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["LLM/GenAI","PyTorch","TensorFlow","Hugging Face","LangChain","C++","Verilog","VHDL","SystemVerilog","static analysis","formal/property-based verification","simulation bring-up/debug"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:21.052Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"LLM/GenAI, PyTorch, TensorFlow, Hugging Face, LangChain, C++, Verilog, VHDL, SystemVerilog, static analysis, formal/property-based verification, simulation bring-up/debug"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a4490a5f-125"},"title":"Sr Staff Application Engineer - VCS Simulation","description":"Job Summary
\nAs a Sr Staff Application Engineer - VCS Simulation, you will be responsible for leading customer deployments of VCS simulation technology, working closely with field teams and R&D to ensure successful adoption and integration.
\nResponsibilities
\nThe Impact You Will Have
\nWhat You’ll Need
\nWho You Are
\nThe Team You’ll Be A Part Of
\nYou will join a dynamic and diverse team of applications engineers dedicated to solving the most challenging problems in the verification domain. Our team works at the intersection of technology development, customer engagement, and product innovation, collaborating with experts across field, R&D, and product validation globally. We foster a culture of continuous learning, open communication, and mutual support, ensuring every member can make a meaningful impact and grow professionally.
\nRewards and Benefits
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_a4490a5f-125","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/sr-staff-application-engineer-vcs-simulation/44408/93232526272","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["verification technologies","simulation","UVM","SVA","LRM","HDL languages","Verilog","VHDL","SystemVerilog","digital design fundamentals","advanced scripting skills","Perl","TCL","Make","Shell","UNIX environments","Synopsys EDA tools","SpyGlass","VC SpyGlass","Verdi"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:36.950Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"verification technologies, simulation, UVM, SVA, LRM, HDL languages, Verilog, VHDL, SystemVerilog, digital design fundamentals, advanced scripting skills, Perl, TCL, Make, Shell, UNIX environments, Synopsys EDA tools, SpyGlass, VC SpyGlass, Verdi"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1fe3012d-71e"},"title":"R&D Staff Software Engineer - Simulation","description":"Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification, and manufacturing.
\nWe are seeking a seasoned engineer with a passion for pushing the boundaries of technology to join our team. With 5-8 years of experience, you will bring a wealth of knowledge in software architecture and excel in C/C++ software development, digital simulation, compiler optimizations, and design patterns, data structures, and algorithms.
\nAs a member of our performance team in Digital Simulation, you will work closely with both local and global teams to drive technological advancements and achieve project goals.
\nResponsibilities:
\nImpact:
\nRequirements:
\nWho You Are:
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_1fe3012d-71e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/r-and-d-staff-software-engineer-simulation/44408/88147323248","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["C/C++","Digital simulation","Compiler optimizations","Design patterns","Data structures","Algorithms","Verilog","SystemVerilog","VHDL"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:07.099Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++, Digital simulation, Compiler optimizations, Design patterns, Data structures, Algorithms, Verilog, SystemVerilog, VHDL"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_2f7e7aee-bc7"},"title":"Verification Design Lead","description":"At Synopsys, we drive innovations that shape how we live and connect. Our technology powers the Era of Pervasive Intelligence, from self-driving cars to learning machines. As leaders in chip design, verification, and IP integration, we empower the creation of high-performance silicon chips and software.
\nYou are an experienced verification architect who thrives on technical leadership and mentoring others. You excel in digital design and verification, enjoy collaborating with global teams, and are motivated by delivering high-quality solutions. Your expertise includes System Verilog, Verilog, VHDL, UVM, and scripting/programming in C/C++. You’re proactive, inclusive, and passionate about process improvement and innovation.
\nResponsibilities:\nProvide technical leadership and mentor junior engineers.\nCollaborate with cross-functional, global teams.\nDefine and implement advanced verification plans and methodologies.\nDevelop and maintain UVM-based testbenches.\nDrive process improvements for verification efficiency.\nAutomate verification flows using scripting and programming skills.
\nThe Impact You Will Have:\nEnsure robust verification for complex ASIC and IP designs.\nSupport first-silicon success and faster time-to-market.\nElevate team skills and technical excellence.\nChampion best verification practices and tools.\nEnhance collaboration across global teams.\nPromote continuous improvement in verification processes.
\nWhat You’ll Need:\nBSEE or MSEE with at least 12+ years of direct industry experience in digital design verification with System Verilog, Verilog, or VHDL.\nExpertise in UVM and coverage-driven RTL verification.\nProficiency in scripting and programming (Python, Perl, C/C++).\nAbility to define verification plans and architect testbenches.\nExperience with 200G SerDes verification is an asset.
\nWho You Are:\nCollaborative leader and effective communicator.\nMentor who empowers others.\nAnalytical, detail-oriented problem solver.\nAdaptable and innovative.
\nThe Team You’ll Be A Part Of:\nJoin a diverse, world-class engineering team dedicated to delivering industry-leading verification solutions for next-generation semiconductor products.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_2f7e7aee-bc7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ottawa/verification-design-lead-14733/44408/91320791920","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["System Verilog","Verilog","VHDL","UVM","C/C++"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:19:41.079Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ottawa"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"System Verilog, Verilog, VHDL, UVM, C/C++"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6d8de738-1a7"},"title":"Staff Hardware Engineer","description":"We are seeking a skilled Staff Hardware Engineer to join our team in Cairo. As a Staff Hardware Engineer, you will be responsible for defining, validating, and enabling complex multi-rack FPGA-based systems to support cutting-edge hardware development. You will develop and optimize RTL code for Xilinx UltraScale, UltraScale+, and Versal FPGAs to ensure maximum performance and reliability. You will also drive the development and integration of hardware emulation strategies on leading FPGA platforms such as Zebu and HAPS.
\nKey responsibilities include:
\nAs a Staff Hardware Engineer, you will work closely with cross-functional teams to accelerate the development of next-generation technologies through advanced FPGA design and integration. You will strengthen team productivity and knowledge by actively collaborating, mentoring, and sharing expertise with colleagues.
\nRequirements include:
\nBenefits include:
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_6d8de738-1a7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/cairo/staff-hardware-engineer/44408/93286401152","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL design and verification","Xilinx UltraScale, UltraScale+, and Versal FPGAs","Hardware Description Languages (VERILOG, VHDL, SystemVerilog)","Industry-standard EDA tools and methodologies","FPGA flows and tools (Vivado)","Unix/Linux environments","Scripting languages (Shell, Perl, Python, TCL)","HDL simulation, emulation, and prototyping platforms (Zebu, HAPS)"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:19:26.758Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Cairo"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design and verification, Xilinx UltraScale, UltraScale+, and Versal FPGAs, Hardware Description Languages (VERILOG, VHDL, SystemVerilog), Industry-standard EDA tools and methodologies, FPGA flows and tools (Vivado), Unix/Linux environments, Scripting languages (Shell, Perl, Python, TCL), HDL simulation, emulation, and prototyping platforms (Zebu, HAPS)"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_bf6e7034-9fc"},"title":"Principal Simulation R&D Software Engineer","description":"At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nWe are seeking a seasoned engineer with a passion for pushing the boundaries of technology. With 6 - 15 years of experience, you bring a wealth of knowledge in software architecture. You excel in C/C++ software development, digital simulation, compiler optimizations and your strong background in design patterns, data structures, and algorithms sets you apart. Your expertise in Verilog, SystemVerilog, coupled with your experience in Unix/Linux platforms, makes you a valuable asset. You are well-versed in developer tools like gdb and Valgrind. Your analytical and problem-solving skills are top-notch, and you are always eager to learn and explore new technologies. As a highly enthusiastic and energetic team player, you are ready to go the extra mile to achieve success.
\nAs a Principal Simulation R&D Software Engineer, you will be responsible for designing, developing, and troubleshooting core algorithms for compiler. You will collaborate with local and global teams to enhance runtime performance for verilog compiler. You will engage in pure technical roles focused on software development and architecture. You will utilize your knowledge of digital simulation flows and EDA tools to drive innovation. You will leverage your expertise in Verilog, SystemVerilog, and VHDL to develop cutting-edge solutions.
\nYou will drive technological innovation in chip design and verification. You will enhance the performance and quality of simulation tools used globally. You will solve complex compiler optimizations problems to improve simulation performance. You will collaborate with cross-functional teams to achieve project milestones. You will pioneer new software architectures that set industry standards.
\nTo succeed in this role, you will need strong hands-on experience in C/C++ based software development. You will require a deep understanding of design patterns, data structures, algorithms, and programming concepts. You will need knowledge of ASIC design flow and EDA tools and methodologies. You will require proficiency in Verilog, SystemVerilog, and VHDL HDL. You will need 10+ years of relevant EDA Software experience preferably in Simulation domain.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_bf6e7034-9fc","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/principal-simulation-r-and-d-software-engineer/44408/93498496896","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["C/C++","Verilog","SystemVerilog","VHDL","Unix/Linux","gdb","Valgrind"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:16:35.231Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++, Verilog, SystemVerilog, VHDL, Unix/Linux, gdb, Valgrind"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_3b0726c6-2a1"},"title":"Senior Applications Engineer – Verification","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nYou are a driven and curious engineering professional, passionate about tackling complex technical challenges and eager to make a real difference in the semiconductor industry. You thrive in collaborative, diverse environments and are energized by working alongside global experts to solve high-value problems. You are committed to continuous learning and growth, staying ahead of the curve in verification methodologies, HDL/HVL technologies, and dynamic simulation.
\nCollaborate with customers to understand their verification challenges and provide tailored technical solutions using Synopsys Verification Platform. Support customer projects throughout their tapeout schedules, ensuring timely resolution of technical issues and successful project outcomes. Deliver technical presentations, workshops, and training sessions on Synopsys EDA tools, methodologies, and best practices.
\nEnable customers to optimize and verify chips for power, cost, and performance—accelerating their time-to-market. Build strong, collaborative relationships with customers, fostering trust and loyalty through expert support and innovation. Drive adoption of Synopsys Verification Platform, contributing to company growth and industry leadership.
\nMaster’s degree in Electronics, or Bachelor’s degree in Electronics with 1-2 years of relevant experience. Solid understanding of digital design, HDLs (Verilog, VHDL), and System Verilog. Experience with dynamic simulation verification, including methodologies, debug, low power, and coverage. Familiarity with Synopsys EDA tools (VCS, Verdi) is a plus. Proficiency in UNIX environments and scripting languages such as Tcl, with the ability to automate and optimize workflows.
\nCollaborative team player who values diversity and inclusion. Detail-oriented, organized, and able to manage multiple priorities effectively. Innovative thinker with a proactive, results-driven mindset. Motivated, self-organized, and open to travel as required. Strong interpersonal and social communication skills, fostering positive relationships with colleagues and clients. Adaptable and eager to learn, embracing new technologies and methodologies.
\nYou’ll be part of the Customer Success Group, a collaborative and diverse team dedicated to building strong partnerships with market leaders and innovators. The team’s core mission is to enable customers to solve high-value problems through advanced verification solutions and continuous technical support. Working closely with domain experts across global locations, you’ll develop deep expertise in Synopsys Verification Platform and play a key role in helping customers achieve their design goals efficiently and effectively.
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_3b0726c6-2a1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/application-engineering-sr-engineer/44408/92040418272","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["digital design","HDLs (Verilog, VHDL)","System Verilog","dynamic simulation verification","Synopsys EDA tools (VCS, Verdi)","UNIX environments","scripting languages (Tcl)"],"x-skills-preferred":["verification methodologies","HDL/HVL technologies","dynamic simulation"],"datePosted":"2026-03-09T11:04:40.752Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"digital design, HDLs (Verilog, VHDL), System Verilog, dynamic simulation verification, Synopsys EDA tools (VCS, Verdi), UNIX environments, scripting languages (Tcl), verification methodologies, HDL/HVL technologies, dynamic simulation"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d7f73094-48c"},"title":"Electronic Technician / Engineer","description":"Electronic Technician / Engineer
\n15/05/2025
\nCorporate Branch in Pisa – Italy
\n[\\[Discover More\\]](https://www.racingforce.com/vacancy/corporate-apparel-department-candidate/)
\nJob Description
\nWhat we’re looking for:
\nRacing Force Spa is looking for resources who will be involved in activities related to:
\nRequirements
\nIdeal candidates have a three-year or specialist degree in electronic engineering / telecommunications and / or similar and have deepened their knowledge, even at university level, of at least one of the following tools:
\nKnowledge of the English language and the willingness to carry out European and non-European business trips are also required.
\nEmployment Contract
\nEmployment contract: full time
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_d7f73094-48c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Racing Force Spa","sameAs":"https://www.racingforce.com","logo":"https://logos.yubhub.co/racingforce.com.png"},"x-apply-url":"https://www.racingforce.com/vacancy/corporate-apparel-department-candidate/","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["C","C++","VHDL","KiCad","Altium","FPGA","Microcontroller programming"],"x-skills-preferred":["English language"],"datePosted":"2026-03-06T14:18:23.604Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Pisa"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Motorsport","skills":"C, C++, VHDL, KiCad, Altium, FPGA, Microcontroller programming, English language"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_426998d1-e40"},"title":"R&D Engineer, Sr Engineer (C/C++, Data structures, Algorithm, FPGA)","description":"We are seeking a highly skilled R&D Engineer to join our team in Bengaluru, India. As an R&D Engineer, you will be responsible for designing, developing, and troubleshooting large-scale software systems for the HAPS ProtoCompiler partition flow. You will work closely with our product validation teams to plan, execute, and automate comprehensive testing strategies.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_426998d1-e40","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/r-and-d-engineer-sr-engineer-c-c-data-structures-algorithm-fpga/44408/92439874704","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["C/C++","Data structures","Algorithm","FPGA"],"x-skills-preferred":["Verilog/VHDL","Digital logic design","Logic optimization"],"datePosted":"2026-03-06T07:35:41.694Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++, Data structures, Algorithm, FPGA, Verilog/VHDL, Digital logic design, Logic optimization"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8bb8a50f-895"},"title":"Principal Memory Interface Applications Engineer","description":"We are seeking a highly experienced engineer to join our team as a Principal Memory Interface Applications Engineer. As a key member of our engineering team, you will be responsible for supporting post-sales integration and silicon bring-up of Memory Interface PHY IPs and Controller IPs.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_8bb8a50f-895","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/principal-memory-interface-applications-engineer/44408/89812463552","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$184000-$276000","x-skills-required":["Memory Interface PHY IPs","Controller IPs","AMBA/AXI bus interfaces","floor-planning","backend engineering","Linux","Verilog/VHDL","modern ASIC design flows"],"x-skills-preferred":["lab/debug and silicon bring-up","hands-on experience with hardware and test equipment"],"datePosted":"2026-03-06T07:32:00.506Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale, California"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Memory Interface PHY IPs, Controller IPs, AMBA/AXI bus interfaces, floor-planning, backend engineering, Linux, Verilog/VHDL, modern ASIC design flows, lab/debug and silicon bring-up, hands-on experience with hardware and test equipment","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":184000,"maxValue":276000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6a118a34-799"},"title":"Senior Staff Engineer (R&D Engineering)","description":"Opening. This role exists to develop advanced technologies to enhance hardware emulation performance and scalability.
\nWhat you'll do
\nDevelop advanced technologies to enhance hardware emulation performance and scalability.
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_6a118a34-799","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/rungis/senior-staff-engineer-r-and-d-engineering/44408/91590502256","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["C++","Verilog or VHDL","HDL simulation environments","Electronic Design Automation (EDA)","emulation technologies"],"x-skills-preferred":[],"datePosted":"2026-02-11T16:08:29.646Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Rungis, Île-de-France Region, France"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C++, Verilog or VHDL, HDL simulation environments, Electronic Design Automation (EDA), emulation technologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_170d1e0b-679"},"title":"ASIC Digital Design, Manager","description":"Opening.
\nWhat you'll do
\nOur Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nWhat you need
\nWhat you'll be doing:
\nThe Impact You Will Have:
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_170d1e0b-679","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ottawa/asic-digital-design-manager/44408/91196018480","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"Competitive salary and benefits package","x-skills-required":["MSEE","Verilog","VHDL","Code quality metrics","Coverage-driven verification methodologies","High-speed digital and mixed-signal design","Asynchronous clock crossings","DFT methodologies","CDC","Synthesis","Power optimization techniques","Simulation tools","Collaborative debugging"],"x-skills-preferred":["System-level specifications","Complex digital and analog systems","Mixed-signal design","Low-power methodologies"],"datePosted":"2026-02-04T16:12:51.770Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ottawa"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"MSEE, Verilog, VHDL, Code quality metrics, Coverage-driven verification methodologies, High-speed digital and mixed-signal design, Asynchronous clock crossings, DFT methodologies, CDC, Synthesis, Power optimization techniques, Simulation tools, Collaborative debugging, System-level specifications, Complex digital and analog systems, Mixed-signal design, Low-power methodologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0e3991a3-f11"},"title":"ASIC Digital Design, Sr Engineer","description":"Opening.
\nWhat you'll do
\nOur Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_0e3991a3-f11","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/nepean/asic-digital-design-sr-engineer-14141/44408/90970191968","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","VHDL","Digital design","Verification"],"x-skills-preferred":["ASIC design","Mixed-signal design","Chip architecture","Circuit design"],"datePosted":"2026-01-28T15:09:59.985Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Nepean, Ontario, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, VHDL, Digital design, Verification, ASIC design, Mixed-signal design, Chip architecture, Circuit design"}]}