We are seeking a talented FPGA Engineer to design and implement high-performance digital solutions for advanced defense systems. This role supports mission-critical applications including radar, electronic warfare (EW), and communications requiring real-time processing and high-reliability hardware design.
\nKey Responsibilities
\nRequired Qualifications
\nITAR Regulations
\nBonus Points
\nAdditional Information
\nCX2 is a next-generation defense technology company securing spectrum dominance for the United States and its allies. We build AI-enabled hardware and software platforms to detect, disrupt, and defend the electromagnetic spectrum across land, air, sea, and space. Our systems are deployed in the most contested operational environments in the world. We’re backed by leading venture investors in the defense ecosystem and led by founders with track records at Meta, SpaceX, Epirus, and the U.S. Department of Defense.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_601e090b-a37","directApply":true,"hiringOrganization":{"@type":"Organization","name":"CX2","sameAs":"https://cx2.com/","logo":"https://logos.yubhub.co/cx2.com.png"},"x-apply-url":"https://jobs.lever.co/cx2/e8f0fee8-d95e-4d7b-a18d-83fd86dfc8d2","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["FPGA","VHDL","Verilog","SystemVerilog","Xilinx Vivado","Intel Quartus","digital design fundamentals","simulation/verification tools","U.S. security clearance"],"x-skills-preferred":["defense systems","digital signal processing","scripting languages","embedded software integration","high-speed interfaces","SoC platforms","RF signal chains"],"datePosted":"2026-04-17T12:28:34.111Z","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"FPGA, VHDL, Verilog, SystemVerilog, Xilinx Vivado, Intel Quartus, digital design fundamentals, simulation/verification tools, U.S. security clearance, defense systems, digital signal processing, scripting languages, embedded software integration, high-speed interfaces, SoC platforms, RF signal chains"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e76957dd-344"},"title":"R&D Engineering, Sr Manager","description":"Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing. They work on assignments like designing, developing, and troubleshooting software, leveraging the state-of-the-art technologies like AI/ML, GenAI and Cloud. Their critical contributions enable world-wide EDA designers to extend the frontiers of semiconductors and chip development.
\nAs a Sr. Manager of R&D Engineering, you will lead a team of engineers in developing cutting-edge CMOS embedded memory technologies. You will be responsible for designing architecture and circuit implementation for ultra-high-speed, ultra-low-power, or high-density designs. You will also perform schematic entry, circuit simulation, layout planning, and supervision, as well as verify and validate designs to ensure high quality and performance.
\nThe ideal candidate will have a strong background in memory compiler development, with a minimum of 8-10 years of experience in CMOS memory design, circuit simulation, and memory layout design. You will also have experience with layout parasitic extraction and verification tools, as well as programming skills in C-Shell, Perl, C++, or JavaScript.
\nAs a leader, you will be responsible for mentoring and guiding a team of engineers, enhancing workflows and methodologies, and driving project success. You will also be expected to communicate effectively with cross-functional teams, including CAD and Frontend engineers, to automate memory compilers and generate EDA models.
\nAt Synopsys, we offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_e76957dd-344","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/r-and-d-engineering-sr-manager/44408/93159885760","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS memory design","circuit simulation","memory layout design","layout parasitic extraction and verification tools","C-Shell","Perl","C++","JavaScript"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:43.393Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS memory design, circuit simulation, memory layout design, layout parasitic extraction and verification tools, C-Shell, Perl, C++, JavaScript"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_24670b19-cee"},"title":"Digital Verification Sr Engineer","description":"You are a passionate and experienced ASIC Digital Design Engineer with a strong background in design verification. You thrive in a collaborative environment and have a keen eye for detail. Your technical expertise is complemented by your ability to communicate effectively and work well within a team. You are self-motivated and enthusiastic about technology and problem-solving. With a minimum of 5 years of experience in design verification, you have honed your skills in using simulation tools, scripting languages, and advanced verification techniques. You have a solid understanding of digital and mixed-signal designs and are eager to contribute to cutting-edge technologies that enable Data Center, AI/ML, and 5G applications.
\nYour key responsibilities will include working in a Digital and Verification Development team during the development and validation of complex digital mixed signals for high-speed interface IP. You will plan tests, checklists, coverage, and assertion planning. You will create detailed verification environments from functional specifications. You will apply advanced verification techniques like constrained random generation, functional coverage, assertions, and formal verification. You will write test cases, checkers, and coverage that implement the verification test plan. You will debug simulations, including those of real signals modeled using SystemVerilog for analog. You will perform RTL, GLS, and co-simulations and ensure coverage closure. You will participate in technical reviews and contribute actively. You will provide customer support with the bring-up of IP in customer simulation environments. You will follow and improve development processes to ensure high-quality output.
\nTo be successful in this role, you will need a BS/MS/PhD in Electronics Engineering, Electromechanics, Telecommunications. You will require 2+ years of experience in design verification. You will need strong skills with VCS/Verdi simulation tools and formal verification tools (vc_formal). Knowledge of UPF, UVM (Universal Verification Methodology), and SVA (SystemVerilog Assertion) is a plus. You will require proficiency in debugging and demonstrated experience in Perl/TCL/Python scripting is a plus.
\nAs a highly responsible and result-oriented individual, you will excel in this role if you have excellent English communication skills, both verbal and written. You will be a great team player, willing to support others. You will be self-motivated and highly enthusiastic about technology and solving problems.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_24670b19-cee","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/digital-verification-sr-engineer/44408/92669904832","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["VCS/Verdi simulation tools","Formal verification tools (vc_formal)","UPF","UVM (Universal Verification Methodology)","SVA (SystemVerilog Assertion)","Perl/TCL/Python scripting"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:58.502Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"VCS/Verdi simulation tools, Formal verification tools (vc_formal), UPF, UVM (Universal Verification Methodology), SVA (SystemVerilog Assertion), Perl/TCL/Python scripting"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_44645300-ced"},"title":"Hardware Engineering, Sr Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nThese engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nAs a global leader in semiconductor design and verification solutions, we enable the world's most advanced technology companies to deliver cutting-edge SoCs and systems. Our mission is to accelerate innovation through state-of-the-art verification IP, methodologies, and strategic consulting.
\nYou are a passionate and analytical engineer with a proven track record in digital design and verification, ready to embrace the challenge of developing advanced embedded memory test and SLM architectures. You thrive in dynamic, collaborative environments where your technical expertise and innovative mindset can drive significant impact.
\nYou are detail-oriented, always seeking to ensure design integrity and optimal performance through rigorous validation, debugging, and synthesis. Your hands-on approach extends to scripting and automation, enhancing productivity and accelerating development cycles. You communicate effectively with cross-functional teams, translating complex technical concepts for diverse stakeholders, and you enjoy mentoring and guiding others to achieve shared goals.
\nDeveloping and modeling RTL logic in Verilog for embedded memory test and SLM IP blocks.\nPerforming digital design validation and functional verification at both block and SoC levels.\nExecuting logic synthesis, static timing analysis, and generating fault coverage reports to ensure robust designs.\nApplying DFT (Design-for-Test) expertise for comprehensive memory and logic testing.\nIdentifying and troubleshooting design timing and DFT functional issues to optimize chip performance.\nUtilizing and scripting in languages such as Tcl to automate design and verification workflows.\nDeveloping and maintaining technical collateral including test suites, protocol documentation, and debug guides.
\nAccelerate the delivery of reliable, high-performance SoCs for industry-leading technology companies.\nShape the evolution of embedded memory test and SLM architectures that power next-generation devices.\nDrive innovation in simulation, emulation, and verification methodologies for advanced semiconductor products.\nEnhance customer satisfaction by delivering robust, easy-to-use IP and responsive technical support.\nContribute to the continuous improvement of Synopsys' design and verification solutions, setting new industry benchmarks.\nMentor and elevate team capabilities, fostering a culture of excellence, knowledge sharing, and mutual growth.\nInfluence the adoption of best practices in DFT, protocol compliance, and subsystem integration across the organization.\nSupport strategic decision-making by providing technical insights and market-driven recommendations.
\n2-4 years of relevant experience in ASIC digital design and verification.\nProficiency in RTL simulation, logic synthesis, and timing verification tools.\nStrong understanding of DFT architectures.\nFamiliarity with debug tools such as Verdi and workflows for performance analysis.\nProgramming skills in SystemVerilog, UVM, Verilog, C/C++, Python, and scripting languages like Tcl.\nExperience with EDA tools such as VCS, Verdi, and DC, and methodologies including VC Auto-Testbench and protocol compliance checking.
\nAnalytical thinker with exceptional problem-solving skills.\nEffective communicator, able to collaborate across disciplines and with external partners.\nProactive, self-motivated, and adaptable in fast-paced environments.\nCommitted to quality, detail, and continuous learning.\nTeam player who values diversity, inclusion, and mentorship.\nCustomer-focused, dedicated to delivering timely and effective solutions.
\nYou'll join a highly collaborative and innovative team of digital design and verification experts, working at the forefront of embedded memory test and SLM architecture development. The team bridges R&D, marketing, and customer engagement, driving the roadmap for advanced SoC solutions. With a culture of knowledge sharing, technical excellence, and mutual support, you'll thrive in an environment that values creativity, initiative, and a shared commitment to shaping the future of semiconductor technology.
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_44645300-ced","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/yerevan/hardware-engineering-sr-engineer/44408/93159885392","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL simulation","logic synthesis","timing verification tools","DFT architectures","debug tools","SystemVerilog","UVM","Verilog","C/C++","Python","Tcl","EDA tools","VC Auto-Testbench","protocol compliance checking"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:43.007Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Yerevan"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL simulation, logic synthesis, timing verification tools, DFT architectures, debug tools, SystemVerilog, UVM, Verilog, C/C++, Python, Tcl, EDA tools, VC Auto-Testbench, protocol compliance checking"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_4815342e-ce8"},"title":"Analog Design Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
\nYou Are:
\nYou are a seasoned analog design engineer with deep expertise in high-speed SERDES IP. You thrive on solving complex circuit challenges, leading technical initiatives, and collaborating across multidisciplinary teams. Your track record in advanced CMOS design, effective communication skills, and passion for innovation make you a trusted mentor and a key contributor to project and team success.
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nWho You Are:
\nThe Team You’ll Be A Part Of:
\nA collaborative, high-performing analog and mixed-signal design group focused on developing advanced SERDES IP for leading-edge applications. The core purpose of the team is the development of 224-Gb/s Ethernet SerDes Transceivers for network infrastructure ICs, driving the future of high-speed connectivity in data centers and communications networks for the world.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_4815342e-ce8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/kanata/analog-design-engineer/44408/93286401584","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["High-speed SERDES IP","Transistor-level CMOS design","SERDES sub-circuits","Schematic, layout, and verification tools","SPICE simulators","Scripting languages (Verilog-A, TCL, Python, etc.)"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:26.629Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Kanata"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"High-speed SERDES IP, Transistor-level CMOS design, SERDES sub-circuits, Schematic, layout, and verification tools, SPICE simulators, Scripting languages (Verilog-A, TCL, Python, etc.)"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_74dccfda-69a"},"title":"Digital Verification Sr Engineer","description":"Our organisation is seeking a passionate and experienced ASIC Digital Design Engineer with a strong background in design verification to join our Digital and Verification Development team.
\nAs a Digital Verification Sr Engineer, you will be responsible for working in a collaborative environment to develop and validate complex digital mixed signals for high-speed interface IP.
\nKey responsibilities include:\nPlanning tests, checklists, coverage, and assertion planning.\nCreating detailed verification environments from functional specifications.\nApplying advanced verification techniques like constrained random generation, functional coverage, assertions, and formal verification.\nWriting test cases, checkers, and coverage that implement the verification test plan.\nDebugging simulations, including those of real signals modeled using SystemVerilog for analog.\nPerforming RTL, GLS, and co-simulations and ensuring coverage closure.\nParticipating in technical reviews and contributing actively.\nProviding customer support with the bring-up of IP in customer simulation environments.\nFollowing and improving development processes to ensure high-quality output.
\nRequirements include:\nBS/MS/PhD in Electronics Engineering, Electromechanics, Telecommunications.\n2+ years of experience in design verification.\nStrong skills with VCS/Verdi simulation tools and formal verification tools (vc_formal).\nKnowledge of UPF, UVM (Universal Verification Methodology), and SVA (SystemVerilog Assertion) is a plus.\nProficiency in debugging and demonstrated experience in Perl/TCL/Python scripting is a plus.
\nIdeal candidate will be highly responsible and result-oriented, with excellent English communication skills, both verbal and written.\nA great team player, willing to support others.\nSelf-motivated and highly enthusiastic about technology and solving problems.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_74dccfda-69a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/da-nang/digital-verification-sr-engineer/44408/92715864496","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["VCS/Verdi simulation tools","Formal verification tools (vc_formal)","UPF","UVM (Universal Verification Methodology)","SVA (SystemVerilog Assertion)","Perl/TCL/Python scripting"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:13.133Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Da Nang"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"VCS/Verdi simulation tools, Formal verification tools (vc_formal), UPF, UVM (Universal Verification Methodology), SVA (SystemVerilog Assertion), Perl/TCL/Python scripting"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_05702639-4e7"},"title":"ASIC Digital IP Design/Verification, Architect","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines.
\nYou Are:
\nAn experienced and visionary ASIC Digital Verification Architect, who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in verification methodologies, and you thrive in an environment where you can influence and implement strategic goals. Your background includes a comprehensive understanding of HBM or PCIe/CXL and its applications. You are a proactive problem solver, capable of working with minimal oversight, and you excel in communicating complex technical concepts to a diverse audience.
\nWhat You'll Be Doing:
\nThe Impact You Will Have:
\nWhat You'll Need:
\nWho You Are:
\nThe Team You'll Be A Part Of:
\nYou will join a dynamic and innovative team focused on advancing Synopsys' verification technologies. Our team is dedicated to excellence, collaboration, and continuous improvement. We work closely with various departments to ensure the successful integration and performance of our solutions. Together, we drive the future of semiconductor technology and make a significant impact on the industry.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nBenefits:
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_05702639-4e7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/reading/asic-digital-ip-design-verification-architect/44408/91458064928","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC RTL design and verification","HBM or PCIe protocols and their applications","Advanced verification tools and methodologies","Strong problem-solving skills","Excellent communication skills"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:07.811Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Reading"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC RTL design and verification, HBM or PCIe protocols and their applications, Advanced verification tools and methodologies, Strong problem-solving skills, Excellent communication skills"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1f955980-d4b"},"title":"Analog & Mixed-Signal Layout Designer","description":"We are seeking a skilled Analog & Mixed-Signal Layout Designer to join our IP Design Group in Lisbon. As a key member of our team, you will be responsible for designing and developing cutting-edge semiconductor solutions. You will work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nCollaborating with local and international teams to develop layouts for complex analog and mixed-signal designs in advanced technology nodes (3nm, 2nm, and beyond).
\nUtilizing Synopsys suite of tools and full custom analog layout design tools (e.g., Custom Compiler) to create and optimize circuit layouts.
\nImplementing and verifying designs using industry-leading verification tools such as ICV, Calibre and Star-RCXT...
\nDeveloping SERDES sub-circuit layouts (RX, TX, PLL, etc.) and optimizing for signal integrity, including clock/data routes, differential routing, and shielding.
\nApplying scripting techniques (TCL, Python, etc.) to automate layout processes and improve workflow efficiency.
\nEnsuring designs meet ESD constraints, mitigate latch-up risks, and optimize for reliability issues such as EM and IR drop.
\nDesigning custom digital logic cell layouts and associated logic path routing for mixed-signal integration.
\nRefining layouts to minimize parasitic effects and enhance matching, reliability, and performance.
\nDelivering high-quality IP that powers next-generation semiconductor products for global customers.
\nEnabling Synopsys to maintain leadership in advanced technology node design and IP development.
\nContributing to the creation of reliable, high-performance silicon chips used in communications.
\nDriving innovation in analog and mixed-signal layout methodologies and tools.
\nEnhancing cross-team collaboration and knowledge sharing to accelerate project timelines and improve outcomes.
\nEnsuring robust design practices that minimize risk and maximize reliability, meeting stringent industry standards.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_1f955980-d4b","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/porto-salvo/analog-and-mixed-signal-layout-designer/44408/93465071552","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog and mixed-signal layout design","full custom analog layout tools","verification tools","scripting languages","custom digital layout and associated routing techniques"],"x-skills-preferred":["TCL","Python","ICV","Calibre","Star-RCXT"],"datePosted":"2026-04-05T13:16:48.393Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Porto Salvo"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog and mixed-signal layout design, full custom analog layout tools, verification tools, scripting languages, custom digital layout and associated routing techniques, TCL, Python, ICV, Calibre, Star-RCXT"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b4d3cb52-7c4"},"title":"Senior ASIC Verification Engineer, Coherent High Speed Interconnect","description":"We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team. For two decades, NVIDIA has pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing - the field has grown to encompass video games, movie production, product design, medical diagnosis, and scientific research.
\nToday, we stand at the beginning of the next era, the AI computing era, ignited by a new computing model, GPU deep learning. This new model - where deep neural networks are trained to recognize patterns from meaningful amounts of data - has shown to be deeply effective at solving the most sophisticated problems in everyday life.
\nAs a Senior ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of our innovative high speed coherent interconnects for our mobile SoCs and GPUs. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.
\nResponsibilities:
\nRequirements:
\nNVIDIA is widely considered to be one of the technology world’s most desirable employers! We have some of the most forward-thinking and dedicated people in the world working for us. If you're creative and autonomous, we want to hear from you.
\nYou will also be eligible for equity and benefits.
\nApplications for this job will be accepted at least until March 13, 2026.
\nThis posting is for an existing vacancy.
\nNVIDIA uses AI tools in its recruiting processes.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_b4d3cb52-7c4","directApply":true,"hiringOrganization":{"@type":"Organization","name":"NVIDIA","sameAs":"https://nvidia.wd5.myworkdayjobs.com","logo":"https://logos.yubhub.co/nvidia.com.png"},"x-apply-url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Verification-Engineer--Coherent-High-Speed-Interconnect_JR2010025","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verification of high-speed coherent interconnect design, architecture and golden models","Micro-architecture using sophisticated verification methodologies","Testbenches, BFMs, Checkers, Monitors","System Verilog","C++ programming language","Design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB)"],"x-skills-preferred":["Random stimulus along with functional coverage and assertion-based verification methodologies","Prior Design or Verification experience of Coherent high-speed interconnects","Knowledge of industry standard interconnect protocols like PCIE, CXL, CHI"],"datePosted":"2026-03-09T20:46:52.056Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"US, CA, Santa ClaraUS, MA, WestfordUS, TX, AustinUS, OR, Hillsboro"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verification of high-speed coherent interconnect design, architecture and golden models, Micro-architecture using sophisticated verification methodologies, Testbenches, BFMs, Checkers, Monitors, System Verilog, C++ programming language, Design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB), Random stimulus along with functional coverage and assertion-based verification methodologies, Prior Design or Verification experience of Coherent high-speed interconnects, Knowledge of industry standard interconnect protocols like PCIE, CXL, CHI"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_5f4e85a9-296"},"title":"Staff Analog Design Engineer","description":"Overview
\nOur Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nJob Description
\nCategory
\nEngineering
\nHire Type
\nEmployee
\nJob ID
\n15391
\nRemote Eligible
\nNo
\nDate Posted
\n02/23/2026
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
\nYou Are:
\nYou are a seasoned analog design professional with a passion for pushing technology boundaries. With over a decade of hands-on experience in analog IC design, you thrive in fast-paced, collaborative environments and are motivated by technical challenges. Your expertise in Multi-Gbps NRZ & PAM4 SERDES IP and familiarity with the latest FinFET and gate-all-around process nodes set you apart as a leader in the field. You are adept at translating complex SerDes standards into innovative, high-performance circuit architectures and are comfortable navigating the intricacies of transistor-level design, system-level budgeting, and analog/digital co-design.
\nYou excel at mentoring peers, sharing knowledge, and advocating for design excellence. Your strong analytical skills allow you to quickly identify architectural bottlenecks and propose effective solutions. You are detail-oriented, balancing deep technical focus with a strategic view of project goals and timelines. Communication is one of your strengths—whether presenting simulation data, documenting design features, or collaborating across multidisciplinary teams, you articulate complex ideas clearly to both technical and non-technical audiences.
\nBeyond your technical expertise, you are committed to continuous learning and growth, staying abreast of industry trends and emerging technologies. You value diversity and inclusion, recognizing that great ideas come from a variety of perspectives. Your proactive and adaptable approach ensures you thrive in dynamic, innovative environments where your contributions drive meaningful impact.
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nWho You Are:
\nThe Team You’ll Be A Part Of:
\nYou’ll join a world-class analog and mixed-signal R&D team at Synopsys, working alongside experts in high-speed IC design, verification, and CAD tool development. The team is collaborative, diverse, and passionate about innovation, with a focus on developing cutting-edge SERDES IP for advanced process nodes. You’ll have access to best-in-class design tools, mentorship, and opportunities for professional growth as you help shape the future of connectivity technology.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nWhat is it like to be an Analog Design Engineer at Synopsys?
\nArman Shahmuradyan
\nAnalog Design, Manager
\nBenefits
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nVisit Benefits Page
\nComprehensive medical and healthcare plans that work for you and your family.
\nIn addition to company holidays, we have ETO and FTO Programs.
\nMaternity and patern
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_5f4e85a9-296","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hyderabad/staff-analog-design-engineer/44408/92076328848","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog IC design","FinFET technologies","CMOS tape-outs","Multi-Gbps high-speed designs","SERDES architectures","analog/digital co-design","calibration","adaptation","timing handoff","ESD protection","custom digital design","design for reliability","schematic entry","physical layout","design verification tools","SPICE simulators","scripting languages","system-level budgeting","signal integrity"],"x-skills-preferred":[],"datePosted":"2026-03-09T11:05:32.632Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hyderabad, Telangana, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog IC design, FinFET technologies, CMOS tape-outs, Multi-Gbps high-speed designs, SERDES architectures, analog/digital co-design, calibration, adaptation, timing handoff, ESD protection, custom digital design, design for reliability, schematic entry, physical layout, design verification tools, SPICE simulators, scripting languages, system-level budgeting, signal integrity"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_f7fbae2c-358"},"title":"Senior Digital Verification Engineer","description":"Overview
\nOur Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nJob Description
\nDate posted 02/24/2026
\nCategory EngineeringHire Type EmployeeJob ID 15312Remote Eligible NoDate Posted 02/24/2026
\nSenior Digital Verification Engineer
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
\nYou Are:
\nYou are an ambitious and detail-oriented engineering professional with a passion for digital verification and ASIC design. You thrive in dynamic and diverse environments, bringing a collaborative spirit and a strong eagerness to learn. Your background in electronics engineering equips you with deep technical expertise, and your experience in pre-silicon verification of complex PHY IPs, ASIC, or SoC designs sets you apart. You approach challenges with a solution-oriented mindset and are adept at diagnosing intricate issues efficiently. You are comfortable working across multiple verification platforms and methodologies, and you enjoy mentoring and sharing knowledge within your team. Your adaptability enables you to keep pace with evolving technologies, and you value inclusion, diversity, and continuous improvement. You are motivated by the opportunity to contribute to groundbreaking innovations in the silicon IP domain, and you are committed to delivering quality results that help bring differentiated products to market quickly. If you are excited by the chance to be at the forefront of smart technology—powering everything from AI to IoT—you will find your next challenge here at Synopsys.
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nWho You Are:
\nThe Team You’ll Be A Part Of:
\nYou will join a high-performing Silicon IP engineering team that specializes in developing and verifying advanced digital design blocks for integration into SoCs. Our team values innovation, collaboration, and knowledge sharing, working together to deliver industry-leading solutions for customers worldwide. We are passionate about technology and driven by the success of our products and people.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nA peek inside our office
\nPo Popal
\nWorkplace Resources, Sr Director
\nBack to nav
\nBenefits
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nVisit Benefits Page
\nComprehensive medical and healthcare plans that work for you and your family.
\nIn addition to company holidays, we have ETO and FTO Programs.
\nMaternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
\nPurchase Synopsys common stock at a 15% discount, with a 24 month look-back.
\nSave for your future with our retirement plans that vary by region and country.
\nCompetitive salaries.
\n\\\\ Benefits vary by country and region - check with your recruiter to confirm
\nBack to nav
\nGet an idea of what your daily routine around the office can be like
\n\\ Explore Noida
\nView Map
\n---
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_f7fbae2c-358","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/asic-digital-design-sr-engineer/44408/92122114032","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","System Verilog","UVM","netlist simulations","industry-standard development and verification tools and methodologies","pre-silicon verification of complex PHY IPs, ASIC, or SoC designs"],"x-skills-preferred":["formal verification","System Verilog Assertions","code/functional coverage implementation and analysis","scripting languages such as Perl, TCL, and Shell scripting","high-speed interface protocols such as DDR and LPDDR"],"datePosted":"2026-03-09T11:04:17.847Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, System Verilog, UVM, netlist simulations, industry-standard development and verification tools and methodologies, pre-silicon verification of complex PHY IPs, ASIC, or SoC designs, formal verification, System Verilog Assertions, code/functional coverage implementation and analysis, scripting languages such as Perl, TCL, and Shell scripting, high-speed interface protocols such as DDR and LPDDR"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_2f942bce-976"},"title":"Analog Design, Sr Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou Are:\nYou are a passionate and inventive analog circuit design engineer with a deep-rooted curiosity for emerging technologies and industry-leading semiconductor processes. You thrive in dynamic, collaborative environments and are recognised for your ability to balance technical depth with practical implementation.
\nResponsibilities:\nDesigning and developing best-in-class ESD and Latch-Up robust solutions for advanced interface IPs using cutting-edge FinFet, FDSOI, and BCD processes.\nOwning the full lifecycle of ESD structures—from schematic design, simulation, and layout to silicon qualification and production release.\nLeading and executing I/O development, including I/O ring design, review, and optimisation for performance and robustness.\nDeveloping and qualifying Interface Testchips, ensuring comprehensive ESD and Latch-Up validation to meet global customer requirements.\nRunning ESD simulations by building detailed ESD networks and performing advanced analyses to ensure design integrity.\nApplying foundry-provided PERC (Physical Verification Rule Check) rules and using PERC check tools to validate compliance and enhance design quality.\nCollaborating closely with foundry partners, design, and layout teams to ensure timely and effective integration of ESD and LU solutions.
\nThe Impact You Will Have:\nElevating the reliability and performance of Synopsys' interface IPs, directly influencing the success of global semiconductor customers.\nDriving innovation in analog circuit design for next-generation silicon technologies, helping Synopsys maintain its leadership in the industry.\nReducing field failures and increasing product longevity by delivering robust ESD and Latch-Up protection solutions.\nAccelerating time-to-market for customer products through efficient and high-quality design practices.\nFostering a culture of technical excellence and continuous improvement within the analog design team.\nBuilding strong partnerships with foundries and cross-functional teams, enhancing collaboration and knowledge sharing across projects.
\nWhat You’ll Need:\nProven experience in analog circuit design, with a focus on I/O development and ESD/LU robustness.\nHands-on expertise with FinFet, FDSOI, and BCD process technologies from leading foundries.\nStrong background in ESD and Latch-Up qualification methodologies, including testchip development and validation.\nProficiency in ESD simulation, ESD network construction, and use of industry-standard tools.\nComprehensive understanding of PERC rules and practical experience with PERC verification tools.\nExperience working with cross-functional teams including foundry, design, and layout groups.
\nWho You Are:\nAn analytical thinker with excellent problem-solving skills and keen attention to detail.\nA collaborative team player who values diversity, inclusion, and open communication.\nA proactive learner who stays current with industry trends and emerging technologies.\nAn effective communicator, able to translate complex technical information to diverse audiences.\nA results-driven individual who is adaptable, resilient, and comfortable with fast-paced, high-impact work.
\nThe Team You’ll Be A Part Of:\nYou’ll join a passionate, multidisciplinary team of analog and mixed-signal engineers dedicated to advancing Synopsys’ interface IP portfolio. The team is focused on delivering robust, innovative, and high-quality solutions that meet the rigorous demands of a global customer base. Collaboration, continuous improvement, and technical mentorship are at the core of our culture, ensuring you’ll have the support and opportunities needed to thrive and grow.
\nRewards and Benefits:\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_2f942bce-976","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/analog-design-sr-engineer/44408/92446615456","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Analog circuit design","ESD and Latch-Up robustness","FinFet, FDSOI, and BCD process technologies","ESD simulation","PERC rules and verification tools","Cross-functional team collaboration"],"x-skills-preferred":["Machine learning","Artificial intelligence","Cloud computing"],"datePosted":"2026-03-08T22:19:02.488Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog circuit design, ESD and Latch-Up robustness, FinFet, FDSOI, and BCD process technologies, ESD simulation, PERC rules and verification tools, Cross-functional team collaboration, Machine learning, Artificial intelligence, Cloud computing"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_bd560ba5-e45"},"title":"Staff Analog Design Engineer (DTE)","description":"This role exists to develop and deliver high-speed PAM4 SERDES IP for next-gen communication systems.
\nWhat you'll do
\nYou will be responsible for developing analog sub-block specs based on SerDes standards, refining circuit architectures for optimal power, area, and performance, designing and verifying circuits using advanced simulation tools, collaborating on physical layout to minimize parasitics and variation, presenting simulation data to peers and customers, and documenting design features and test plans.
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_bd560ba5-e45","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/markham/staff-analog-design-engineer-dte-13613/44408/89385354672","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"contract","x-salary-range":null,"x-skills-required":["analog IC design","SerDes sub-circuits","schematic","layout","verification tools","SPICE simulation","scripting","communication","documentation"],"x-skills-preferred":["transistor-level CMOS design"],"datePosted":"2026-03-06T07:36:56.393Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Markham"}},"employmentType":"CONTRACTOR","occupationalCategory":"Engineering","industry":"Technology","skills":"analog IC design, SerDes sub-circuits, schematic, layout, verification tools, SPICE simulation, scripting, communication, documentation, transistor-level CMOS design"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_962bc801-417"},"title":"ASIC Digital Design Engineer, Staff","description":"We are seeking a highly experienced engineering professional to join our team as an ASIC Digital Design Engineer, Staff. The successful candidate will be responsible for designing and developing cutting-edge semiconductor solutions.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_962bc801-417","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-digital-design-engineer-staff/44408/91188491968","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["IP/SoC verification","Synopsys verification tools"],"x-skills-preferred":["SystemVerilog","UVM","Tcl","Python"],"datePosted":"2026-03-06T07:21:47.519Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"IP/SoC verification, Synopsys verification tools, SystemVerilog, UVM, Tcl, Python"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_44ced76b-29a"},"title":"ASIC Digital Design Engineer, Staff","description":"We are seeking a highly experienced engineering professional to join our team as an ASIC Digital Design Engineer, Staff. The successful candidate will be responsible for designing and developing cutting-edge semiconductor solutions.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_44ced76b-29a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-digital-design-engineer-staff/44408/91188492016","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["IP/SoC verification","Synopsys verification tools"],"x-skills-preferred":["SystemVerilog","UVM","Tcl","Python"],"datePosted":"2026-03-06T07:20:26.428Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"IP/SoC verification, Synopsys verification tools, SystemVerilog, UVM, Tcl, Python"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0b31f810-480"},"title":"ASIC Digital Design, Sr Engineer","description":"Opening.
\nWhat you'll do
\nYou will be responsible for designing and developing cutting-edge semiconductor solutions, including chip architecture, circuit design, and verification. You will work on intricate tasks such as debugs and development of complex digital blocks within next-generation SERDES architectures.
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_0b31f810-480","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/asic-digital-design-sr-engineer/44408/92188289744","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["HDL coding (Verilog)","Synthesis constraints","Static Timing Analysis (STA)","Linting and verification tools","Scripting languages (Perl, Shell, Python, TCL)"],"x-skills-preferred":["High-speed SERDES protocols","RTL implementation"],"datePosted":"2026-03-04T17:10:00.846Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida, Uttar Pradesh, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"HDL coding (Verilog), Synthesis constraints, Static Timing Analysis (STA), Linting and verification tools, Scripting languages (Perl, Shell, Python, TCL), High-speed SERDES protocols, RTL implementation"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8d864c09-a9f"},"title":"R&D Engineering, Staff Engineer in Da Nang","description":"Opening. This role is a key part of our R&D team in Da Nang, Vietnam.
\nWhat you'll do
\nAs a Staff Engineer, you will be responsible for designing and developing advanced embedded memories (SRAM, ROM, Register File).
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_8d864c09-a9f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/da-nang/r-and-d-engineering-staff-engineer-in-da-nang/44408/91427515168","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["embedded CMOS memory design","SRAM bit cell design","layout, simulation, and verification tools"],"x-skills-preferred":["C-Shell","Perl","C++/JavaScript"],"datePosted":"2026-02-11T16:15:28.670Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Da Nang"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"embedded CMOS memory design, SRAM bit cell design, layout, simulation, and verification tools, C-Shell, Perl, C++/JavaScript"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_83f45538-d2c"},"title":"Analog Design, Sr Staff Engineer","description":"Opening. This role is responsible for driving innovation in high-speed analog/mixed-signal design, enabling next-generation connectivity solutions. The successful candidate will be a seasoned analog design professional with a passion for pushing technology boundaries.
\nWhat you'll do
\nReview SerDes standards to develop novel transceiver architectures and detailed sub-block specifications.
\nInvestigate and architect circuit solutions that address performance bottlenecks, enabling significant improvements in power, area, and speed.
\nCollaborate with cross-functional analog and digital design teams to streamline design and verification processes for optimal efficiency and quality.
\nOversee and guide the physical layout to minimize parasitics, device stress, and process variations, ensuring robust silicon performance.
\nPresent and review simulation data with internal teams and external stakeholders, including industry panels and customer reviews.
\nDocument design features, test plans, and results, and consult on electrical characterization and post-silicon analysis for product enhancements.
\nAnalyze customer silicon data to identify design improvement opportunities and propose solutions for post-silicon updates.
\nWhat you need
\nMTech/MS with 7+ years or BTech/BS with 8+ years of practical analog IC design experience in Electrical or Computer Engineering (or related field).
\nProven expertise with FinFET technologies and CMOS tape-outs.
\nDeep understanding of Multi-Gbps high-speed designs (PAM4, NRZ) and SERDES architectures.
\nExtensive design experience with SERDES sub-circuits (e.g., TX, RX, adaptive equalizers, PLL, DLL, BGR, regulators, oscillators, ADC/DAC).
\nSkilled in analog/digital co-design, calibration, adaptation, and timing handoff for optimized circuit performance.
\nFamiliarity with ESD protection, custom digital design, and design for reliability (EM, IR, aging, self-heating).
\nProficient with schematic entry, physical layout, design verification tools, and SPICE simulators.
\nExperience with scripting languages (TCL, PERL, MATLAB) for post-processing simulation results.
\nUnderstanding of system-level budgeting (jitter, amplitude, noise) and signal integrity (packaging, parasitics, crosstalk).
\nExcellent communication and documentation skills.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_83f45538-d2c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hyderabad/analog-design-sr-staff-engineer/44408/91089467936","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog IC design","FinFET technologies","CMOS tape-outs","Multi-Gbps high-speed designs","SERDES architectures","SERDES sub-circuits","analog/digital co-design","calibration","adaptation","timing handoff","ESD protection","custom digital design","design for reliability"],"x-skills-preferred":["scripting languages","schematic entry","physical layout","design verification tools","SPICE simulators"],"datePosted":"2026-01-28T15:10:19.833Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hyderabad"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog IC design, FinFET technologies, CMOS tape-outs, Multi-Gbps high-speed designs, SERDES architectures, SERDES sub-circuits, analog/digital co-design, calibration, adaptation, timing handoff, ESD protection, custom digital design, design for reliability, scripting languages, schematic entry, physical layout, design verification tools, SPICE simulators"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1421653b-c51"},"title":"ASIC Digital Design, Sr Staff Engineer","description":"Opening. Our team is looking for a skilled ASIC Digital Design Engineer to join our team in Ho Chi Minh City.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_1421653b-c51","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/asic-digital-design-sr-staff-engineer-verification/44408/89830689008","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["VCS/Verdi simulation tools","formal verification tools","UPF","UVM","SVA"],"x-skills-preferred":["Perl/TCL/Python scripting"],"datePosted":"2025-12-24T12:04:34.403Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"VCS/Verdi simulation tools, formal verification tools, UPF, UVM, SVA, Perl/TCL/Python scripting"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_08387f80-a4f"},"title":"Verification Engineer","description":"You Are an accomplished verification engineer with deep expertise in mixed-signal systems, passionate about real number modeling (RNM) you will translate the nuanced behavior of leading-edge analog circuits into high-fidelity, scalable behavioural models.
\nWhat you'll do
\nWork closely with analog circuit teams to extract all necessary details, simulate, and sign off on high-fidelity models by rigorous comparison with SPICE-level simulations and silicon data.
\nWhat you need
\nBSc, MSc or PhD in Electrical/Computer Engineering, with 7+ years of relevant industry experience.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_08387f80-a4f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/chandler/analog-models-and-verification-engineer-architect-13485/44408/88700860768","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$181,000-$271,000","x-skills-required":["RNM","mixed-signal verification","high-speed SerDes design","analog circuit design","SPICE-level simulations","silicon data analysis"],"x-skills-preferred":[" behavioural modelling","mixed-signal verification tools","high-speed SerDes design methodologies"],"datePosted":"2025-12-22T12:00:59.973Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Chandler, AZ, Markham or Mississauga, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RNM, mixed-signal verification, high-speed SerDes design, analog circuit design, SPICE-level simulations, silicon data analysis, behavioural modelling, mixed-signal verification tools, high-speed SerDes design methodologies","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":181000,"maxValue":271000,"unitText":"YEAR"}}}]}