<?xml version="1.0" encoding="UTF-8"?>
<source>
  <jobs>
    <job>
      <externalid>c01e313a-c5a</externalid>
      <Title>IP (PCIE/CXL/USB/DP) Subsystem Design Implementation Engineer</Title>
      <Description><![CDATA[<p>We&#39;re looking for an IP (PCIE/CXL/USB/DP) Subsystem Design Implementation Engineer to join our team.</p>
<p>Our high-speed interface IP (PCIE/CXL/USB/DP) subsystem solution is gradually becoming a key module of AI acceleration, GPGPU, Big-Data SOC chips. More and more customers have adopted our latest PCIE GEN6/GEN7 with CXL/IDE to improve security, reduce system latency, and meet the high bandwidth demands of high-end SOCs such as various cloud services, AI, and GPGPU.</p>
<p>Responsibilities:</p>
<ul>
<li>Implement IP (PCIE/CXL/USB/DP) subsystem design using synthesis, timing optimization, SDC writing, CDC/RDC checking, etc.</li>
<li>Work with internal teams and customers to ensure successful integration and validation of the IP subsystem.</li>
<li>Collaborate with cross-functional teams to develop and maintain design documentation, test plans, and other deliverables.</li>
</ul>
<p>Requirements:</p>
<ul>
<li>Minimum 5+ years of experience in IP/ASIC/SOC design implementation.</li>
<li>Hands-on experience in synthesis, timing optimization, SDC writing, CDC/RDC checking, etc.</li>
<li>Domain understanding of one of the interface standards: PCIe, USB, Display Port, Ethernet, or DDR.</li>
<li>Good communication skills while interacting with internal teams and customers.</li>
</ul>
<p>Preferred Experience:</p>
<ul>
<li>Experience in Design Compiler, Fusion Compiler, PrimeTime, Spyglass, or VC Spyglass.</li>
<li>Experience in DesignWare Core IPs or PHYs.</li>
<li>Experience in TCL, Perl, Python, or other shell scripting.</li>
</ul>
<p>Benefits:</p>
<ul>
<li>Competitive salary and benefits package.</li>
<li>Opportunities for professional growth and development.</li>
<li>Collaborative and dynamic work environment.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>employee</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement></Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>IP/ASIC/SOC design implementation, synthesis, timing optimization, SDC writing, CDC/RDC checking, PCIe, USB, Display Port, Ethernet, DDR, Design Compiler, Fusion Compiler, PrimeTime, Spyglass, VC Spyglass, DesignWare Core IPs, PHYs, TCL, Perl, Python, shell scripting</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys designs, implements, and tests complex digital and mixed-signal systems on a chip.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/shanghai/ip-pcie-cxl-usb-dp-subsystem-design-implementation-engineer/44408/92638132304</Applyto>
      <Location>Shanghai</Location>
      <Country></Country>
      <Postedate>2026-04-05</Postedate>
    </job>
    <job>
      <externalid>106cfbf6-843</externalid>
      <Title>Physical Design Specialist (PDS)</Title>
      <Description><![CDATA[<p>We&#39;re looking for a Physical Design Specialist (PDS) to join our team. As a PDS, you will support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</p>
<p>Your primary focus will be on supporting customers in enjoing Synopsys products, specifically in the areas of Place &amp; Route (physical), Synthesis (logical and physical), STA experience and knowledge. Additionally, you will be knowledgeable in multiple domains of design implementation and understand codependency of flow and methodology such as Macro &amp; Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques.</p>
<p>You will also articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2).</p>
<p>As a member of our high-performing Customer Application Services team, you will collaborate closely with R&amp;D, sales, and product groups to ensure that Synopsys customers achieve their design goals efficiently and effectively.</p>
<p>Responsibilities:</p>
<ul>
<li>Support customers in enjoying Synopsys products, specifically in the areas of Place &amp; Route (physical), Synthesis (logical and physical), STA experience and knowledge.</li>
<li>Articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2).</li>
<li>Collaborate closely with R&amp;D, sales, and product groups to ensure that Synopsys customers achieve their design goals efficiently and effectively.</li>
<li>Manage multiple customer activities concurrently, and work with Account Managers and AC management to set their priorities.</li>
<li>Sales support roles include product demonstrations, evaluations, and competitive benchmarking. Customer support roles include training, problem resolution, and technical account management.</li>
</ul>
<p>Key Qualifications:</p>
<ul>
<li>Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)</li>
<li>RTL to GDSII full flow experience or knowledge is preferable</li>
<li>Strong interest and understanding of Advanced Node &amp; Design methodologies are required.</li>
<li>In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.</li>
<li>Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred</li>
<li>Excellent verbal and written presentation/communication skills are mandatory.</li>
<li>Customer sensitivity, the ability to multiplex many issues &amp; set priorities, and the desire to help customers exploit new technologies are essential for success in the position.</li>
</ul>
<p>Preferred Experience:</p>
<ul>
<li>BSEE or equivalent, required with 7+ years of experience, or MSEE, or equivalent with 5+ years of experience.</li>
<li>Tool knowledge expected: Back end P&amp;R tools (Fusion Compiler, ICC2, Innovus)</li>
<li>Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus),</li>
<li>Tool knowledge (preferred): STA (Primetime, Tempus)</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>Place &amp; Route (physical), Synthesis (logical and physical), STA experience and knowledge, Macro &amp; Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques, Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2), RTL to GDSII full flow experience, Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis), Clock Tree Synthesis methodologies like H-Tree, MS-CTS</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of solutions for designing and verifying advanced silicon chips.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/hyderabad/application-engineering-principal-engineer/44408/92840962656</Applyto>
      <Location>Hyderabad</Location>
      <Country></Country>
      <Postedate>2026-04-05</Postedate>
    </job>
    <job>
      <externalid>c31b7744-2a9</externalid>
      <Title>Growth - Emails, Notifications and Lifecycle</Title>
      <Description><![CDATA[<p><strong>Job Posting</strong></p>
<p><strong>Growth - Emails, Notifications and Lifecycle</strong></p>
<p><strong>Location</strong></p>
<p>New York City</p>
<p><strong>Employment Type</strong></p>
<p>Full time</p>
<p><strong>Location Type</strong></p>
<p>Hybrid</p>
<p><strong>Department</strong></p>
<p>-</p>
<p><strong>Compensation</strong></p>
<ul>
<li>$239K – $265K • Offers Equity</li>
</ul>
<p>The base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.</p>
<ul>
<li>Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts</li>
</ul>
<ul>
<li>Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)</li>
</ul>
<ul>
<li>401(k) retirement plan with employer match</li>
</ul>
<ul>
<li>Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)</li>
</ul>
<ul>
<li>Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees</li>
</ul>
<ul>
<li>13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)</li>
</ul>
<ul>
<li>Mental health and wellness support</li>
</ul>
<ul>
<li>Employer-paid basic life and disability coverage</li>
</ul>
<ul>
<li>Annual learning and development stipend to fuel your professional growth</li>
</ul>
<ul>
<li>Daily meals in our offices, and meal delivery credits as eligible</li>
</ul>
<ul>
<li>Relocation support for eligible employees</li>
</ul>
<ul>
<li>Additional taxable fringe benefits, such as charitable donation matching and wellness stipends, may also be provided.</li>
</ul>
<p>More details about our benefits are available to candidates during the hiring process.</p>
<p>This role is at-will and OpenAI reserves the right to modify base pay and other compensation components at any time based on individual performance, team or company results, or market conditions.</p>
<p><strong>About The Team</strong></p>
<p>The Growth team drives user and revenue growth across ChatGPT’s consumer and business segments worldwide. We operate across the full funnel - from awareness and acquisition through activation, retention, and expansion - using a combination of surface optimizations, in-product funnel improvements, actionable insights, disciplined experimentation, global performance marketing, and AI-powered workflows.</p>
<p><strong>About The Role</strong></p>
<p>We are seeking a full-funnel ‘growth athlete’ with deep expertise in email, notifications, and lifecycle growth initiatives. You will design and scale this motion and associated campaigns across ChatGPT user journeys with rigorous analytical thinking and high-velocity experimentation. This team thrives on rapid testing, precise measurement, and creative problem solving, always keeping user value at the center of our decision-making.</p>
<p>You will own email/notification/lifecycle growth programs end-to-end—from strategy and creative development to deployment, measurement, and iteration. This role is highly cross-functional and will require close collaboration with engineering, product, data science, and design teams to drive engagement, retention, and monetization through these growth levers.</p>
<p>This role is based in San Francisco, CA or New York, NY. We use a hybrid work model of 3 days in the office per week and offer relocation assistance to new employees.</p>
<p><strong>In this role, you will:</strong></p>
<ul>
<li>Design, launch, and optimize global lifecycle tests and programs (email, push notifications, in-app messaging) to drive activation, engagement, and retention across B2C and B2B segments.</li>
</ul>
<ul>
<li>Own end-to-end messaging strategy, including audience segmentation, personalized journeys, channel selection, and timing to maximize conversion and long-term value.</li>
</ul>
<ul>
<li>Develop testing roadmaps for lifecycle campaigns, running A/B and multivariate experiments to improve open rates, click-through rates, and downstream metrics such as paid conversion, DAU/WAU impact, and LTV.</li>
</ul>
<ul>
<li>Partner with product and engineering to enhance messaging infrastructure (event triggers, experimentation tools, data pipelines) and enable sophisticated targeting and automation.</li>
</ul>
<ul>
<li>Build and maintain funnel performance dashboards to surface opportunities and guide prioritization.</li>
</ul>
<ul>
<li>Collaborate with creative and design teams to craft compelling copy and visuals that reinforce ChatGPT’s brand and value proposition while driving measurable outcomes.</li>
</ul>
<ul>
<li>Leverage AI-powered workflows to personalize communications at scale, using predictive models to optimize content, timing, and delivery.</li>
</ul>
<ul>
<li>Partner with data science to develop attribution models and measure the incremental impact of these growth levers. Share these learnings with the broader organization.</li>
</ul>
<p><strong>You might thrive in this role if you are/have:</strong></p>
<ul>
<li>8+ years of growth experience spanning both consumer (B2C) and business (B2B) products, with a track record of scaling email, push, and in-app messaging platforms and growth initiatives driving activation, engagement, and paid conversion.</li>
</ul>
<ul>
<li>Deep expertise in audience segmentation, targeting, and multi-channel orchestration (email, push, in-app, SMS) across self-serve consumer funnels and multi-stakeholder B2B purchase journeys.</li>
</ul>
<ul>
<li>Hands-on experience with automation, email, and messaging platforms (e.g., SendGrid, Braze, Iterable, Customer.io, Marketo) and comfort working with APIs, event triggers, and CRM data.</li>
</ul>
<ul>
<li>Proven ability to design and interpret experimentation and measurement frameworks—A/B tests, multivariate testing, and incrementality studies—to optimize lifecycle touchpoints across different customer types.</li>
</ul>
<ul>
<li>Strong analytical skills with the ability to model consumer funnels and lead-to-customer pipelines, leveraging data to identify growth opportunities and measure impact.</li>
</ul>
<ul>
<li>Demonstrated success collaborating with cross-functional teams to drive business outcomes and growth.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>hybrid</Workarrangement>
      <Salaryrange>$239K – $265K</Salaryrange>
      <Skills>growth experience, email, notifications, lifecycle growth initiatives, audience segmentation, targeting, multi-channel orchestration, automation, email, messaging platforms, APIs, event triggers, CRM data, experimentation, measurement frameworks, A/B tests, multivariate testing, incrementality studies, consumer funnels, lead-to-customer pipelines, data analysis, cross-functional collaboration, SendGrid, Braze, Iterable, Customer.io, Marketo, data science, attribution models, AI-powered workflows, predictive models, content optimization, timing optimization, delivery optimization</Skills>
      <Category>Marketing</Category>
      <Industry>Technology</Industry>
      <Employername>OpenAI</Employername>
      <Employerlogo>https://logos.yubhub.co/openai.com.png</Employerlogo>
      <Employerdescription>OpenAI is a technology company that specializes in artificial intelligence. It was founded in 2015 and is headquartered in San Francisco, California.</Employerdescription>
      <Employerwebsite>https://jobs.ashbyhq.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://jobs.ashbyhq.com/openai/c3426270-157e-4709-bf13-aee7743f7c39</Applyto>
      <Location>New York City</Location>
      <Country></Country>
      <Postedate>2026-03-06</Postedate>
    </job>
    <job>
      <externalid>09184738-451</externalid>
      <Title>R&amp;D Engineering, Staff Engineer</Title>
      <Description><![CDATA[<p>Opening. This role is a key enabler in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing. We are looking for a seasoned professional with a passion for innovation and a background in Electrical Engineering or Computer Science.</p>
<p><strong>What you&#39;ll do</strong></p>
<ul>
<li>Designing, developing, debugging, and optimizing large-scale software programs, increasingly leveraging AI-assisted coding workflows.</li>
<li>Developing core algorithms for global placement, detailed placement, global routing, detailed routing, and timing optimization.</li>
<li>Improving product usability, robustness, and user experience, ensuring high-quality engineering workflows.</li>
<li>Engineering runtime-efficient software to accelerate the overall digital implementation (DI) flow.</li>
<li>Designing algorithms and data structures optimized for runtime performance and memory footprint.</li>
<li>Collaborating closely with cross-functional teams to ensure seamless integration of new capabilities across Fusion Compiler.</li>
</ul>
<p><strong>What you need</strong></p>
<ul>
<li>A degree in Electrical Engineering or Computer Science.</li>
<li>Proficiency in C/C++ programming.</li>
<li>Experience with place-and-route tool development (a plus).</li>
<li>Strong background in data structures and algorithms.</li>
<li>Experience in EDA tool development.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>staff</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>C/C++ programming, place-and-route tool development, data structures and algorithms, EDA tool development, AI-assisted coding workflows, core algorithms for global placement, detailed placement, global routing, detailed routing, timing optimization</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of electronic design automation (EDA) software and services. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/hsinchu/r-and-d-engineering-staff-engineer/44408/92312998128</Applyto>
      <Location>Hsinchu, Taiwan</Location>
      <Country></Country>
      <Postedate>2026-03-04</Postedate>
    </job>
    <job>
      <externalid>2979db56-dec</externalid>
      <Title>SOC Engineering, Staff Engineer (Physical Design)</Title>
      <Description><![CDATA[<p>Opening. Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>
<p><strong>What you&#39;ll do</strong></p>
<p>You will be responsible for independently owning and driving full RTL2GDSII physical design implementation for advanced process nodes (7nm/5nm/3nm), ensuring successful tape-outs.</p>
<ul>
<li>Execute synthesis, place &amp; route, clock tree synthesis (CTS), timing optimization, and static timing analysis (STA) to meet stringent performance and power targets.</li>
</ul>
<ul>
<li>Perform block-level and full-chip floor-planning, physical verification, EMIR analysis, and timing closure activities.</li>
</ul>
<p><strong>What you need</strong></p>
<ul>
<li>Bachelor’s or Master’s degree (BE/BTech/MTech or equivalent) in Electronics, Electrical Engineering, or a related field.</li>
</ul>
<ul>
<li>5+ years of relevant experience in physical design, particularly in advanced technology nodes (7nm/5nm/3nm).</li>
</ul>
<ul>
<li>Comprehensive hands-on experience with RTL2GDSII flows, including synthesis, place &amp; route, CTS, timing optimization, STA, EMIR, and physical verification.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>staff</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>RTL2GDSII flows, synthesis, place &amp; route, CTS, timing optimization, STA, EMIR, physical verification, Python, PERL, TCL</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/hyderabad/soc-engineering-staff-engineer-physical-design/44408/91188492080</Applyto>
      <Location>Hyderabad</Location>
      <Country></Country>
      <Postedate>2026-02-04</Postedate>
    </job>
  </jobs>
</source>