{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/test-scheduling"},"x-facet":{"type":"skill","slug":"test-scheduling","display":"Test Scheduling","count":2},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_683d0330-14c"},"title":"Senior Staff R&D Engineer (DFT Engineer)","description":"<p>Synopsys is looking for a Senior Staff R&amp;D Engineer to join our advanced DFT team and contribute to the evolution of our Streaming Fabric (SF) and SEQ technologies within the TestMAX product family.</p>\n<p>This role is ideal for an engineer who enjoys deep technical work , analysing complex logic simulations, working across hardware and software, and driving improvements in test efficiency and overall QoR. You’ll be hands-on with Verilog, simulation/debug, and C/C++ development, influencing key aspects of next-generation DFT solutions.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Contribute across the entire DFT flow: RTL, netlist, ATPG, and logic simulation</li>\n<li>Analyse DFT IP behaviour, debug logic issues, and deliver robust fixes</li>\n<li>Enhance pattern-generation workflows for better performance and QoR</li>\n<li>Develop C/C++ components for pattern processing, automation, and data handling</li>\n<li>Work closely with multi-site R&amp;D teams to ensure smooth flow integration</li>\n<li>Use AI-based tools to accelerate debugging, code comprehension, and analysis</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Master’s degree in Electronics, Computer Science, or equivalent, with background in both Verilog and C/C++.</li>\n<li>Strong understanding of DFT, scan architectures, and test-generation concepts</li>\n<li>Hands-on experience with Verilog and logic-simulation debug</li>\n<li>Proficiency in C/C++ programming</li>\n<li>Ability to work effectively across large-scale SoC hardware and complex software environments.</li>\n<li>Strong analytical and root-cause-debugging skills</li>\n<li>Openness to using AI tools to boost productivity</li>\n</ul>\n<p>Nice to Have:</p>\n<ul>\n<li>Experience with TestMAX, Tessent, Modus, or similar DFT/ATPG tools</li>\n<li>Knowledge of pattern compression, hierarchical DFT, or test scheduling</li>\n<li>Experience with automation or performance-oriented C/C++ code</li>\n</ul>\n<p>Why Join Synopsys:</p>\n<p>You’ll work on core DFT technologies used by the world’s leading semiconductor companies. Your contributions will directly strengthen the Streaming Fabric and SEQ solution and support their integration into the TestMAX ecosystem , enabling improved scalability, test efficiency, and product quality.</p>\n<p>If you’re excited by deep technical challenges and want to work on impactful DFT innovation, we’d love to hear from you.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_683d0330-14c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/senior-staff-r-and-d-engineer-dft-engineer/44408/92296851888","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["Verilog","C/C++","DFT","scan architectures","test-generation concepts","logic-simulation debug","AI-based tools"],"x-skills-preferred":["TestMAX","Tessent","Modus","pattern compression","hierarchical DFT","test scheduling","automation","performance-oriented C/C++ code"],"datePosted":"2026-04-05T13:20:11.211Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, C/C++, DFT, scan architectures, test-generation concepts, logic-simulation debug, AI-based tools, TestMAX, Tessent, Modus, pattern compression, hierarchical DFT, test scheduling, automation, performance-oriented C/C++ code"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1b8a19cc-f3e"},"title":"ADAS HiL Automation Developer","description":"<p>At Ford Motor Company, we believe freedom of movement drives human progress. As we build the next generation of connected and electrified vehicles, software quality and safety are foundational. Within Ford’s Advanced Driver Assistance Systems (ADAS) organization, we develop and deliver features like Adaptive Cruise Control, Automatic Emergency Braking, Cross Traffic Alert, Active Park Assist, and 360 Camera Systems.</p>\n<p>This role focuses on embedded-in-the-loop automation to assess ADAS software quality from component through sub-system scope. You will design and implement automated test solutions that run against real embedded targets and bench environments (e.g., SIL/HIL, ECU benches), integrated with CI/CD to provide fast, repeatable feedback on every change.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Design, develop, and maintain automated test frameworks (Python and/or C++) to validate ADAS software on ECU/bench targets</li>\n<li>Create and maintain test libraries and utilities that interface with embedded targets and vehicle networks (CAN, XCP, Ethernet/TCP/UDP, diagnostics)</li>\n<li>Implement automation to evaluate functional correctness, robustness, timing/performance, reliability, and regression behavior at component and sub-system levels</li>\n<li>Develop automated workflows for bench/SIL/HIL execution, including test orchestration, stimulus/response control, data capture, and result reporting</li>\n<li>Integrate automated test execution into CI/CD pipelines (e.g. Jenkins, GHA) to enable test frequently with actionable pass/fail criteria and traceability</li>\n<li>Build tooling to support quality assessment across the stack: embedded software services, middleware integration, sensor/feature interfaces, and ECU-to-ECU interactions</li>\n<li>Partner with manual test and integration teams to convert high-value scenarios into stable automated coverage; reduce test cycle time and increase repeatability</li>\n<li>Drive root-cause analysis for failures (logs, traces, network captures) and collaborate with feature teams to resolve defects efficiently</li>\n<li>Contribute to engineering excellence through code reviews, test design reviews, documentation, and continuous improvement of team frameworks and lab infrastructure</li>\n<li>Influence test strategy and coverage planning for mid- to long-term quality goals (including stability, flakiness reduction, and scalability across benches)</li>\n</ul>\n<p><strong>Qualifications</strong></p>\n<ul>\n<li>Bachelor’s degree in Computer Science, Electrical/Computer Engineering, or related field (or equivalent experience)</li>\n<li>3+ years of experience in software development and/or test automation using Python and/or C++</li>\n<li>Experience building automated tests that interact with real systems (embedded targets, hardware benches, or networked devices)</li>\n<li>Experience with HIL/SIL/bench testing and test orchestration (hardware control, flashing/deployment, data collection, test scheduling)</li>\n<li>Experience with automotive communication and measurement protocols/tools: CAN, XCP, UDS, DoIP, TCP/IP, UDP</li>\n<li>Demonstrated ability to debug complex failures using logs, traces, and systematic triage</li>\n<li>Experience with embedded OS (QNX and/or embedded Linux) and embedded software integration concepts</li>\n<li>Strong communication skills and ability to work cross-functionally in an Agile environment</li>\n</ul>\n<p><strong>Benefits</strong></p>\n<ul>\n<li>Immediate medical, dental, vision and prescription drug coverage</li>\n<li>Flexible family care days, paid parental leave, new parent ramp-up programs, subsidized back-up child care and more</li>\n<li>Family building benefits including adoption and surrogacy expense reimbursement, fertility treatments, and more</li>\n<li>Vehicle discount program for employees and family members and management leases</li>\n<li>Tuition assistance</li>\n<li>Established and active employee resource groups</li>\n<li>Paid time off for individual and team community service</li>\n<li>A generous schedule of paid holidays, including the week between Christmas and New Year’s Day</li>\n<li>Paid time off and the option to purchase additional vacation time</li>\n</ul>\n<p><strong>Salary and Benefits Information</strong></p>\n<p>For more information on salary and benefits, click here: https://fordcareers.co/GSR, https://fordcareers.co/LL6, https://fordcareers.co/LL5, https://fordcareers.co/LL4Benefits, Click here to find out more about available programs and benefits: https://fordcareers.co/interns, Click here to find out more about available programs and benefits: https://fordcareers.co/supplemental</p>\n<p><strong>Visa Sponsorship</strong></p>\n<p>Visa sponsorship is available for this position.</p>\n<p><strong>Employment Eligibility</strong></p>\n<p>Candidates for positions with Ford Motor Company must be legally authorized to work in the United States. Verification of employment eligibility will be required at the time of hire.</p>\n<p><strong>Work Schedule</strong></p>\n<p>This position is hybrid (onsite four days per week) for candidates who are in commuting distance to a Ford hub location.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_1b8a19cc-f3e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://efds.fa.em5.oraclecloud.com"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/59594","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$83,000 to $160.000","x-skills-required":["Python","C++","Automated test frameworks","Embedded targets","Vehicle networks","CAN","XCP","Ethernet","TCP","UDP","Diagnostics","HIL/SIL/bench testing","Test orchestration","Hardware control","Flashing/deployment","Data collection","Test scheduling","Automotive communication and measurement protocols","Embedded OS","Embedded software integration concepts","Agile environment"],"x-skills-preferred":["CI/CD pipelines","Jenkins","GHA","Test design reviews","Documentation","Continuous improvement","Team frameworks","Lab infrastructure","Test strategy","Coverage planning","Stability","Flakiness reduction","Scalability"],"datePosted":"2026-03-09T11:00:36.684Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunrise, FL"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Python, C++, Automated test frameworks, Embedded targets, Vehicle networks, CAN, XCP, Ethernet, TCP, UDP, Diagnostics, HIL/SIL/bench testing, Test orchestration, Hardware control, Flashing/deployment, Data collection, Test scheduling, Automotive communication and measurement protocols, Embedded OS, Embedded software integration concepts, Agile environment, CI/CD pipelines, Jenkins, GHA, Test design reviews, Documentation, Continuous improvement, Team frameworks, Lab infrastructure, Test strategy, Coverage planning, Stability, Flakiness reduction, Scalability","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":83000,"maxValue":83000,"unitText":"YEAR"}}}]}