{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/tapeout-management"},"x-facet":{"type":"skill","slug":"tapeout-management","display":"Tapeout Management","count":2},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7a8bb995-8f1"},"title":"SOC Engineering, Sr Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions.</p>\n<p>They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p><strong>Job Description</strong></p>\n<p>We are seeking a highly skilled engineer with a strong background in system-on-chip (SOC) architecture and development.</p>\n<p>With significant experience in advanced nodes and complex SOC projects, you excel at translating technical requirements into innovative, robust solutions.</p>\n<p>You are comfortable navigating all stages of SOC design—from architecture and RTL development through to tapeout and post-silicon validation.</p>\n<p>Your technical expertise is matched by your collaborative spirit, allowing you to work effectively within cross-functional teams and mentor junior engineers.</p>\n<p>You’re adept at engaging directly with customers, understanding their needs, and delivering tailored solutions that drive their success.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Lead SOC development projects from architectural definition through post-silicon validation and customer delivery.</li>\n</ul>\n<ul>\n<li>Provide technical guidance and mentorship to engineering teams, supporting micro-architecture and RTL development.</li>\n</ul>\n<ul>\n<li>Collaborate directly with customers to address their specific requirements and deliver tailored solutions.</li>\n</ul>\n<ul>\n<li>Manage key stages of SOC development, including design verification, DFT, physical design, and tapeout management.</li>\n</ul>\n<ul>\n<li>Work closely with partners on software, firmware, and packaging to ensure seamless integration of solutions.</li>\n</ul>\n<ul>\n<li>Participate in occasional travel and on-site engagements at customer premises to support project execution.</li>\n</ul>\n<p><strong>Impact</strong></p>\n<ul>\n<li>Drive the successful delivery of advanced SOC projects across automotive, aerospace, and high-performance computing sectors.</li>\n</ul>\n<ul>\n<li>Enhance Synopsys’ reputation as an industry leader in SOC design and innovation.</li>\n</ul>\n<ul>\n<li>Mentor and support engineering talent, fostering a culture of continuous improvement and technical excellence.</li>\n</ul>\n<ul>\n<li>Increase customer satisfaction by providing high-quality, high-performance SOC solutions.</li>\n</ul>\n<ul>\n<li>Contribute to successful tapeouts and product launches, expanding Synopsys’ impact in the semiconductor industry.</li>\n</ul>\n<ul>\n<li>Shape the development of smart, connected devices through your technical expertise and collaborative approach.</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>BSEE, MSEE, or Ph.D. in Electrical and/or Computer Engineering.</li>\n</ul>\n<ul>\n<li>At least 8 years of experience in SOC-level architecture and RTL development.</li>\n</ul>\n<ul>\n<li>Strong proficiency in SOC system architecture, micro-architecture, RTL development, design verification, DFT, and tapeout management.</li>\n</ul>\n<ul>\n<li>Solid understanding of high-performance computing architectures for mobile, data center, automotive, and edge computing SOCs.</li>\n</ul>\n<ul>\n<li>Experience with interconnect options (Arteris NOC, AMBA AXI, CXL, etc.) and SOC standard interfaces (PCIe, DDR, HBM, MIPI CSI/DSI, SPI, I2C).</li>\n</ul>\n<ul>\n<li>Implementation knowledge of CPU architectures (RISCV, ARC, X86, ARM).</li>\n</ul>\n<ul>\n<li>Hands-on experience with workflow tools (git, gitlab, github)</li>\n</ul>\n<ul>\n<li>Ability to travel and work on-site as needed; eligibility for government security clearances is a plus.</li>\n</ul>\n<p><strong>Team</strong></p>\n<p>You will join the System Solutions team, a group of passionate engineers dedicated to enabling customers with end-to-end SOC designs in advanced technologies.</p>\n<p>The team delivers comprehensive tool flows, develops innovative design methodologies, and provides customer-specific assistance.</p>\n<p>Our collaborative environment encourages continuous learning, knowledge sharing, and technical excellence, supporting customers from start-ups to industry leaders across a wide range of applications.</p>\n<p><strong>Rewards and Benefits</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p>Our total rewards include both monetary and non-monetary offerings.</p>\n<p>Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7a8bb995-8f1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/tokyo/soc-engineering-sr-staff-engineer/44408/92568976544","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SOC system architecture","micro-architecture","RTL development","design verification","DFT","tapeout management","high-performance computing architectures","interconnect options","SOC standard interfaces","CPU architectures","workflow tools"],"x-skills-preferred":[],"datePosted":"2026-03-10T12:12:07.033Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Tokyo"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SOC system architecture, micro-architecture, RTL development, design verification, DFT, tapeout management, high-performance computing architectures, interconnect options, SOC standard interfaces, CPU architectures, workflow tools"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1d6b52c9-024"},"title":"Principal Engineer","description":"<p>As a Principal Engineer at Synopsys, you will be responsible for driving end-to-end SOC development, from architectural definition through post-silicon validation and customer delivery. You will provide technical leadership and mentorship to teams of micro-architects, RTL developers, and cross-functional partners. You will engage directly with customers, addressing their unique needs and delivering solutions tailored to their requirements.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Managing the full SOC development lifecycle, including micro-architecture, RTL design, verification, DFT, physical design, and tapeout management.</li>\n<li>Collaborating with partners on software, firmware, and packaged part solutions, ensuring seamless integration and delivery.</li>\n<li>Occasionally traveling and working on-site at customer premises to support project execution and strengthen customer relationships.</li>\n</ul>\n<p>As a Principal Engineer, you will shape Synopsys&#39; role as a trusted partner for advanced SOC design across multiple industries, including automotive, aerospace, and high-performance computing. You will advance the adoption of cutting-edge technologies and design methodologies in customer projects. You will mentor and develop engineering talent, fostering technical excellence and innovation within the team.</p>\n<p>To succeed in this role, you will need:</p>\n<ul>\n<li>BSEE, MSEE, or Ph.D. in Electrical and/or Computer Engineering.</li>\n<li>Minimum 10 years of experience in SOC-level architecture and RTL development.</li>\n<li>Proficiency in SOC system architecture, micro-architecture, RTL development, design verification, DFT, and tapeout management.</li>\n<li>Expertise in high-performance computing architectures for mobile, data center, automotive, and edge computing SOCs.</li>\n<li>In-depth knowledge of interconnect options (Arteris NOC, AMBA AXI, CXL, etc.) and SOC standard interfaces (PCIe, DDR, HBM, MIPI CSI/DSI, SPI, I2C).</li>\n<li>Implementation experience with CPU architectures (RISCV, ARC, X86, ARM).</li>\n<li>Hands-on experience with workflow tools (git, gitlab, github).</li>\n<li>Ability to travel and work on-site as needed; eligibility for government security clearances is a plus.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_1d6b52c9-024","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/tokyo/soc-engineering-principal-engineer/44408/92568976576","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SOC system architecture","micro-architecture","RTL development","design verification","DFT","physical design","tapeout management","high-performance computing architectures","interconnect options","SOC standard interfaces","CPU architectures","workflow tools"],"x-skills-preferred":[],"datePosted":"2026-03-10T12:10:43.521Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Tokyo"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SOC system architecture, micro-architecture, RTL development, design verification, DFT, physical design, tapeout management, high-performance computing architectures, interconnect options, SOC standard interfaces, CPU architectures, workflow tools"}]}