<?xml version="1.0" encoding="UTF-8"?>
<source>
  <jobs>
    <job>
      <externalid>f59c4a7f-68e</externalid>
      <Title>Test Engineering Leader - Evinova</Title>
      <Description><![CDATA[<p>Join Evinova, a health-tech business, in accelerating better health outcomes by advancing digital transformation across the life sciences sector. We&#39;re building AI-native products that reshape how clinical trials are designed, documented, and delivered. As a Test Engineering Leader, you&#39;ll own quality across multiple products, shape the testing culture for cross-functional squads, and pioneer approaches to challenges that simply didn&#39;t exist a few years ago.</p>
<p><strong>Shape Testing Strategy for AI-Native Products</strong></p>
<ul>
<li>Design and own end-to-end test strategies,automated and manual,for products that integrate LLMs, generative AI, and complex data pipelines.</li>
<li>Develop novel evaluation frameworks for LLM output quality, prompt regression testing, and RAG retrieval accuracy.</li>
<li>Select, implement, and continuously improve testing tools and frameworks in collaboration with engineering leadership and platform excellence teams.</li>
<li>Drive a measurable shift from manual to automated testing, with clear metrics to track progress.</li>
</ul>
<p><strong>Own Quality and Release Readiness</strong></p>
<ul>
<li>Be the single point of accountability for testing across all releases of your two products.</li>
<li>Build and maintain automation frameworks and scripts that keep pace with rapid release cycles.</li>
<li>Analyse test results, spot trends, and turn data into actionable improvements,not just reports.</li>
<li>Prepare release-readiness documentation and quality artifacts that satisfy both internal stakeholders and GxP compliance requirements.</li>
</ul>
<p><strong>Lead, Coach, and Build Culture</strong></p>
<ul>
<li>Partner with engineering managers, scrum masters, and delivery leads across squads and geographies to establish a shared quality vision.</li>
<li>Lead external contract test engineering squads by influence,setting standards, mentoring team members, and modelling engineering excellence.</li>
<li>Champion a quality-engineering mindset: everyone ships quality, not just the test team.</li>
<li>Stay hands-on,write test cases, debug failures, and pair with engineers when the situation calls for it.</li>
</ul>
<p><strong>Essential Skills and Experience</strong></p>
<ul>
<li>Bachelor’s degree in Computer Science, Computer Engineering, Mathematics, Information Science, or a related field (or equivalent practical experience).</li>
<li>10+ years of hands-on software test engineering experience across the full stack (UI, API, data).</li>
<li>Proven ability to lead test strategy and mentor other test engineers,whether through formal management or technical leadership.</li>
<li>Strong automation skills with modern frameworks such as Playwright, Selenium, or Cypress, plus scripting fluency in Python or a comparable language.</li>
<li>Solid experience with REST API testing, database validation (PostgreSQL, MongoDB, or similar), and CI/CD-integrated test pipelines.</li>
<li>A data-driven approach to quality: you define metrics, instrument dashboards, and use evidence to drive decisions.</li>
</ul>
<p><strong>Highly Preferred</strong></p>
<ul>
<li>Experience testing AI/ML-powered products,especially LLM evaluation, prompt testing, RAG validation, or output-quality benchmarking.</li>
<li>Familiarity with GxP software validation, computerised system validation (CSV), or regulated-industry quality practices.</li>
<li>Background in life sciences, health-tech, or clinical-trial technology.</li>
<li>Experience working with geographically distributed teams and external vendor squads.</li>
</ul>
<p>If you&#39;re looking for a role where deep test engineering craft meets the frontier of AI,and where your work genuinely improves patient outcomes,this is it.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>hybrid</Workarrangement>
      <Salaryrange>$165,656.80 - $217,424.55 USD</Salaryrange>
      <Skills>Bachelor&apos;s degree in Computer Science, Computer Engineering, Mathematics, Information Science, or a related field, 10+ years of hands-on software test engineering experience across the full stack (UI, API, data), Proven ability to lead test strategy and mentor other test engineers, Strong automation skills with modern frameworks such as Playwright, Selenium, or Cypress, Solid experience with REST API testing, database validation, and CI/CD-integrated test pipelines, Experience testing AI/ML-powered products, Familiarity with GxP software validation, computerised system validation (CSV), or regulated-industry quality practices, Background in life sciences, health-tech, or clinical-trial technology, Experience working with geographically distributed teams and external vendor squads</Skills>
      <Category>Engineering</Category>
      <Industry>Healthcare</Industry>
      <Employername>Clinical Development Platforms, Evinova</Employername>
      <Employerlogo>https://logos.yubhub.co/evinova.com.png</Employerlogo>
      <Employerdescription>Evinova is a health-tech business focused on accelerating better health outcomes by advancing digital transformation across the life sciences sector.</Employerdescription>
      <Employerwebsite>https://www.evinova.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://astrazeneca.eightfold.ai/careers/job/563877689883511</Applyto>
      <Location>Gaithersburg, Maryland, United States of America</Location>
      <Country></Country>
      <Postedate>2026-04-18</Postedate>
    </job>
    <job>
      <externalid>fa695d3b-0dc</externalid>
      <Title>Senior Engineer, Mission Processing and Architecture</Title>
      <Description><![CDATA[<p>This position will serve as a technical leader responsible for the end-to-end mission processing and data storage capability and the integration of mission critical subsystems on an advanced next-gen unmanned aircraft.</p>
<p>The engineer will drive mission system architectures, lead requirement development and allocation, and oversee system integration from concept through flight test and fielding.</p>
<p>Key responsibilities include leading system architecture and requirements development and integration for communications, payloads, avionics, and weapons integration, serving as a technical subject matter expert for mission processing and architectures across the aircraft program, writing system specifications for acquiring hardware and software from vendors for mission processing and storage subsystems, driving trade studies and system-of-systems analysis to balance performance, cost, and schedule, overseeing integration and test campaigns, from bench-level hardware-in-the-loop (HIL) to flight test, ensuring compliance with MIL-HDBK-516C, DO-178C, DO-254, and related standards, collaborating with program management to de-risk architectures and ensure technical maturity gates are met, and interfacing with customers, partners, and suppliers to align system requirements and certifications.</p>
<p>In this role, the engineer will be responsible for delivering complex systems to fielded capability, leading multidisciplinary teams, and briefing technical findings to executives and customers.</p>
<p>The ideal candidate will have a B.S. in Aerospace Engineering, Electrical Engineering, Systems Engineering, or related field, 8+ years of relevant aerospace/defense experience, with at least 5 years in mission systems integration, demonstrated experience with aircraft payloads, avionics, and/or weapons integration, demonstrated experience with line-of-sight and beyond line-of-sight aircraft communications systems and components, working knowledge of Government modular open system approach (MOSA) standards to include open mission systems (OMS), Government Reference Architectures (GRA), or modular avionics standards, proven ability to lead multidisciplinary teams and deliver complex systems to fielded capability, strong knowledge of systems engineering processes and product development lifecycle, familiarity with DO-178C/DO-254 certification requirements for software and hardware, excellent communication skills, and active Secret clearance with the ability to obtain a Top Secret clearance.</p>
<p>Preferred qualifications include a Master&#39;s or PhD in Aerospace, Systems, or Electrical Engineering, hands-on experience with flight test operations and mission system validation, direct experience integrating advanced sensors, autonomy, AI-enabled payloads, or guided weapons, background in model-based systems engineering (MBSE) and SysML tools, strong knowledge of current aircraft mission systems vendors and capabilities, and active DoD Top Secret clearance.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange>$170,000 - $250,000 a year</Salaryrange>
      <Skills>Aerospace Engineering, Electrical Engineering, Systems Engineering, Mission Systems Integration, Aircraft Payloads, Avionics, Weapons Integration, Line-of-Sight and Beyond Line-of-Sight Aircraft Communications Systems, Government Modular Open System Approach (MOSA), Open Mission Systems (OMS), Government Reference Architectures (GRA), Modular Avionics Standards, Systems Engineering Processes, Product Development Lifecycle, DO-178C/DO-254 Certification Requirements, Master&apos;s or PhD in Aerospace, Systems, or Electrical Engineering, Hands-on Experience with Flight Test Operations and Mission System Validation, Direct Experience Integrating Advanced Sensors, Autonomy, AI-Enabled Payloads, or Guided Weapons, Background in Model-Based Systems Engineering (MBSE) and SysML Tools, Strong Knowledge of Current Aircraft Mission Systems Vendors and Capabilities</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Shield AI</Employername>
      <Employerlogo>https://logos.yubhub.co/shield.ai.png</Employerlogo>
      <Employerdescription>Shield AI is a venture-backed deep-tech company founded in 2015, developing intelligent systems to protect service members and civilians.</Employerdescription>
      <Employerwebsite>https://www.shield.ai</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://jobs.lever.co/shieldai/5e7f78df-f6c4-43a8-9b81-e775b42f553a</Applyto>
      <Location>Dallas, Texas / Boston, MA / San Diego, California</Location>
      <Country></Country>
      <Postedate>2026-04-17</Postedate>
    </job>
    <job>
      <externalid>4cd3be92-f38</externalid>
      <Title>Principal Engineer, Mission Systems</Title>
      <Description><![CDATA[<p>This senior technical leader will be responsible for the end-to-end engineering of mission systems on advanced next-generation unmanned aircraft. The engineer will develop mission systems requirements and architectures, select mission system baselines, and oversee system integration from concept through flight test and fielding.</p>
<p>Key responsibilities include:</p>
<ul>
<li>Developing mission systems requirements and architectures to ensure overall system effectiveness</li>
<li>Selecting mission system baselines through make vs buy trades and vendor engagements</li>
<li>Developing the integration &amp; test verification plan to include resources from bench-level hardware-in-the-loop (HIL) to flight test</li>
<li>Defining mission system software architectures including baseline processing and advanced algorithm development</li>
<li>Driving trade studies and system-of-systems analysis to balance performance, cost, and schedule</li>
<li>Serving as a technical subject matter expert for mission systems engineering across the aircraft program</li>
<li>Ensuring compliance with MIL-HDBK-516C, DO-178C, DO-254, and related standards</li>
<li>Collaborating with program management to de-risk architectures and ensure technical maturity gates are met</li>
<li>Interfacing with customers, partners, and suppliers to align system requirements and certifications</li>
</ul>
<p>The ideal candidate will have a B.S. in Aerospace Engineering, Electrical Engineering, Systems Engineering, or related field, and 15+ years of relevant aerospace/defense experience, with at least 5 years in aircraft mission systems integration.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange>$210,000 - $319,999 a year</Salaryrange>
      <Skills>Mission systems engineering, System architecture, Integration and test verification, Software architecture, Trade studies and system-of-systems analysis, MIL-HDBK-516C, DO-178C, DO-254, Model-based systems engineering (MBSE), SysML tools, Flight test operations, Mission system validation, Advanced sensors with autonomy and weapons</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Shield AI</Employername>
      <Employerlogo>https://logos.yubhub.co/shield.ai.png</Employerlogo>
      <Employerdescription>Shield AI is a venture-backed deep-tech company founded in 2015 with a mission to protect service members and civilians with intelligent systems.</Employerdescription>
      <Employerwebsite>https://www.shield.ai</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://jobs.lever.co/shieldai/ced2a802-5f57-48a4-bb8c-f318bcedac4c</Applyto>
      <Location>San Diego, California / Dallas, Texas / Washington, DC / Boston, MA</Location>
      <Country></Country>
      <Postedate>2026-04-17</Postedate>
    </job>
    <job>
      <externalid>bd2ce8a2-ff9</externalid>
      <Title>Senior Engineer, Mission Systems</Title>
      <Description><![CDATA[<p>This senior staff engineer for mission systems will serve as a senior technical leader responsible for the end-to-end engineering of mission systems on advanced next-gen unmanned aircraft, including payloads, communications, avionics, weapons, and associated support systems.</p>
<p>The engineer will drive mission system architectures, lead requirement development and allocation, and oversee system integration from concept through flight test and fielding. They will ensure that payloads, avionics, and weapons are seamlessly integrated into the aircraft while meeting mission performance, safety, airworthiness, and compliance objectives.</p>
<p>Key responsibilities include leading system architecture and requirements development and integration for payloads, avionics, and weapons integration, serving as a technical subject matter expert for mission systems engineering across the aircraft program, driving trade studies and system-of-systems analysis to balance performance, cost, and schedule, overseeing integration and test campaigns, from bench-level hardware-in-the-loop (HIL) to flight test, and ensuring compliance with MIL-HDBK-516C, DO-178C, DO-254, and related standards.</p>
<p>The ideal candidate will have a B.S. in Aerospace Engineering, Electrical Engineering, Systems Engineering, or related field, 8+ years of relevant aerospace/defense experience, with at least 5 years in mission systems integration, demonstrated experience with aircraft payloads, avionics, and/or weapons integration, and working knowledge of Government modular open system approach (MOSA) standards to include open mission systems (OMS), Government Reference Architectures (GRA) or modular avionics standards.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange>$170,000 - $250,000 a year</Salaryrange>
      <Skills>B.S. in Aerospace Engineering, Electrical Engineering, Systems Engineering, or related field, 8+ years of relevant aerospace/defense experience, Aircraft payloads, avionics, and/or weapons integration, Government modular open system approach (MOSA) standards, MIL-HDBK-516C, DO-178C, DO-254, and related standards, Master’s or PhD in Aerospace, Systems, or Electrical Engineering, Hands-on experience with flight test operations and mission system validation, Direct experience integrating advanced sensors, autonomy, AI-enabled payloads, or guided weapons, Background in model-based systems engineering (MBSE) and SysML tools, Strong knowledge of current aircraft mission systems vendors and capabilities</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Shield AI</Employername>
      <Employerlogo>https://logos.yubhub.co/shield.ai.png</Employerlogo>
      <Employerdescription>Shield AI is a venture-backed deep-tech company founded in 2015 with a mission to protect service members and civilians with intelligent systems.</Employerdescription>
      <Employerwebsite>https://www.shield.ai</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://jobs.lever.co/shieldai/dab6c7df-d56a-4993-ab0c-c53a72698eb3</Applyto>
      <Location>Washington, DC / Boston, MA / San Diego, California / Dallas, Texas</Location>
      <Country></Country>
      <Postedate>2026-04-17</Postedate>
    </job>
    <job>
      <externalid>747bfce2-c30</externalid>
      <Title>Senior Staff Propulsion Engineer (TVC) (X-BAT)</Title>
      <Description><![CDATA[<p>We&#39;re seeking a Propulsion Engineer to serve as the Responsible Engineer (RE) for the Thrust Vector Control (TVC) system on X-BAT. This role demands full lifecycle ownership of the TVC system, from concept and architecture through design, integration, test, flight, and operational support.</p>
<p>You will serve as the focal point for all technical matters related to thrust vectoring, ensuring the system enables precise flight control authority, integrates cleanly with the engine and airframe, and performs reliably across the full range of operational conditions. This role is hands-on, data-driven, and highly cross-functional, requiring collaboration with controls, airframe, flight test, and mission teams.</p>
<p><strong>Responsibilities:</strong></p>
<ul>
<li>Act as the single-threaded owner for the TVC system, accountable for all technical decisions from concept to flight.</li>
<li>Define and manage system requirements, performance goals, and mechanical/electrical interfaces.</li>
<li>Design and integrate vectoring mechanisms with the engine and surrounding structure.</li>
<li>Lead ground and flight testing of the TVC system, including instrumentation planning, data collection, and performance evaluation.</li>
<li>Analyze control authority, vectoring bandwidth, and dynamic response across the flight envelope.</li>
<li>Collaborate with the controls team to shape vectoring logic and ensure closed-loop system performance meets CONOPS requirements.</li>
<li>Own fault management, failure investigations, and system reliability strategies.</li>
<li>Represent the TVC system in design reviews, technical checkpoints, customer briefings, and leadership updates.</li>
</ul>
<p><strong>Qualifications:</strong></p>
<ul>
<li>Bachelor&#39;s degree in aerospace engineering, Mechanical Engineering, or a related discipline.</li>
<li>7+ years of experience in aerospace propulsion or flight control systems, with relevant experience owning subsystem development.</li>
<li>Deep understanding of nozzle dynamics, actuation systems, mechanical integration, and structural/thermal constraints.</li>
<li>Demonstrated experience in hardware development, test planning, and flight test support.</li>
<li>Strong proficiency in Python for performance analysis, data processing, and model correlation.</li>
<li>Familiarity with tools such as ANSYS, FEA, or thermal/fluid modeling for mechanism and system validation.</li>
<li>U.S. Citizenship or ability to comply with ITAR requirements.</li>
</ul>
<p><strong>Preferred Qualifications:</strong></p>
<ul>
<li>Experience with TVC or control effector systems on UAVs, tactical aircraft, or rocket platforms.</li>
<li>Familiarity with low-bypass turbofan engines and integration constraints near hot-end propulsion hardware.</li>
<li>Experience collaborating on control logic development, transient response shaping, and actuator tuning.</li>
<li>Proficiency with Siemens NX and Teamcenter for CAD and configuration control.</li>
<li>Background in failure modes analysis, margin modeling, and system validation strategies.</li>
<li>M.S. or Ph.D. in Aerospace Engineering or a related discipline.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange>$173,080 - $259,620 a year</Salaryrange>
      <Skills>Python, ANSYS, FEA, Thermal/fluid modeling, Nozzle dynamics, Actuation systems, Mechanical integration, Structural/thermal constraints, TVC or control effector systems, Low-bypass turbofan engines, Control logic development, Transient response shaping, Actuator tuning, Siemens NX, Teamcenter, Failure modes analysis, Margin modeling, System validation strategies</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Shield AI</Employername>
      <Employerlogo>https://logos.yubhub.co/shield.ai.png</Employerlogo>
      <Employerdescription>Shield AI is a venture-backed deep-tech company founded in 2015, developing intelligent systems for protecting service members and civilians.</Employerdescription>
      <Employerwebsite>https://www.shield.ai</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://jobs.lever.co/shieldai/fd347d9c-3dc1-401e-aec2-43b5b38bc260</Applyto>
      <Location>Dallas</Location>
      <Country></Country>
      <Postedate>2026-04-17</Postedate>
    </job>
    <job>
      <externalid>31fedbb0-b14</externalid>
      <Title>Principal Program Manager</Title>
      <Description><![CDATA[<p>Engineer the Future with Us</p>
<p>We currently have 614 open roles</p>
<p><strong>Job Description</strong></p>
<p>As a Principal Program Manager at Synopsys, you will be responsible for driving programs that accelerate the development, deployment, and go-to-market activities for our electronics digital twin platform. You will collaborate with cross-functional teams to align objectives and timelines, facilitate communication and coordination between stakeholders, and develop and maintain program documentation.</p>
<p><strong>Key Responsibilities</strong></p>
<ul>
<li>Drive programs that will help accelerate the development, deployment and go-to-market activities for our electronics digital twin platform, ensuring project milestones and deliverables are met across multiple teams.</li>
<li>Collaborate with cross-functional teams, including engineering, cloud, legal, finance and GTM, as well as within our product management organization, to align objectives and timelines.</li>
<li>Facilitate communication and coordination between various stakeholders to resolve issues and remove blockers.</li>
<li>Develop and maintain program documentation, project plans, and status reports for leadership and stakeholders.</li>
<li>Identify risks, mitigate challenges, and proactively address ambiguity in deployment and cloud platform scenarios.</li>
<li>Act as a key influencer to champion best practices and continuous improvement across the organization.</li>
</ul>
<p><strong>Impact</strong></p>
<ul>
<li>Accelerate the deployment of our electronics digital twin platform, including associated technologies, business infrastructure, and ecosystem.</li>
<li>Enhance cross-team collaboration, fostering a culture of transparency and accountability.</li>
<li>Streamline platform deployment processes, reducing time-to-market and improving quality outcomes.</li>
<li>Drive alignment between technical and business teams, ensuring successful deployment in cloud environments.</li>
<li>Support Synopsys&#39; strategic goals by ensuring seamless enablement of critical platform capabilities to customers.</li>
</ul>
<p><strong>Requirements</strong></p>
<ul>
<li>Proven experience in program management for complex cloud-based platforms, preferably in a highly technical electronics domain involving software.</li>
<li>Strong technical background, with exposure to software development, cloud deployment, and system validation.</li>
<li>Excellent communication, documentation, and stakeholder management skills.</li>
<li>Ability to influence and drive projects across multiple teams and functions.</li>
<li>Demonstrated experience working with customer-facing teams and in a product management organization.</li>
</ul>
<p><strong>Team</strong></p>
<p>You will join the product management team for the System Software Line of Business (LOB), focusing on Synopsys electronics digital twin platform. This team interfaces with multiple functions across Synopsys, collaborating closely with engineering, cloud infrastructure, finance, legal, ecosystem, and sales enablement to ensure successful deployment of the platform.</p>
<p><strong>Rewards and Benefits</strong></p>
<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange>$181,000-$271,000</Salaryrange>
      <Skills>program management, cloud-based platforms, software development, cloud deployment, system validation, communication, documentation, stakeholder management</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of electronic design automation (EDA) software and services. The company&apos;s products are used by semiconductor manufacturers and designers to create complex integrated circuits.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/sunnyvale/principal-program-manager-16073/44408/93253147936</Applyto>
      <Location>Sunnyvale</Location>
      <Country></Country>
      <Postedate>2026-04-05</Postedate>
    </job>
    <job>
      <externalid>f500c2e7-79c</externalid>
      <Title>Senior Post Silicon Validation Engineer</Title>
      <Description><![CDATA[<p>We are seeking a Senior Post Silicon Validation Engineer to join our team. As a Senior Post Silicon Validation Engineer, you will be responsible for leading the design, automation, and validation of System Level Tests (SLT) for High Volume Manufacturing (HVM) for complex, high power, high speed System-on-Chip (SoC) designs.</p>
<p>Your primary responsibilities will include developing and integrating test flows, scripts, and automation to ensure robust SLT coverage and seamless communication between test controllers and peripherals. You will also partner with system architecture, chip design, and validation teams to define and deliver production-ready SLT and HVM test solutions.</p>
<p>In addition, you will drive custom SLT development to optimize system performance, power efficiency, and test coverage. You will oversee handler selection, enablement, and hardware integration, including PCB design, socket selection, and temperature control systems.</p>
<p>You will also improve manufacturing test quality by enhancing test correlation, yield, and reliability across NPI, HVM, and RMA processes. You will collaborate closely with Original Design Manufacturers (ODMs) on production enablement, sustaining, yield analysis, and DPPM reduction initiatives.</p>
<p>Finally, you will support silicon qualification and reliability testing (HTOL, Burn-in) at the system level.</p>
<p>To be successful in this role, you will need to have a strong understanding of electrical engineering principles, including signal integrity, data handling, and reporting. You will also need to have experience with lab equipment and measurement techniques for high-speed interfaces using high-speed scopes, probes, spectrum analyzers, BERTs, etc.</p>
<p>Additionally, you will need to have strong problem-solving skills, good communication skills, and the ability to work cooperatively in a team environment.</p>
<p>If you are a motivated and experienced Senior Post Silicon Validation Engineer looking for a new challenge, please apply today!</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>MS/PhD in Electrical Engineering, Computer Science, or Computer Engineering, 12+ years of relevant industry experience, Experience in post-silicon electrical validation of high power, high speed, complex SoCs, Proven driver and leader of a full system validation from end to end (silicon out to production start) with attention to detail and a passion for root causing issues, Silicon validation experience, preferably in the area of SerDes, LSIO, Logic, and Memory, Experience in system marginality validation, Good understanding of lab equipment and measurement techniques for high-speed interfaces using high-speed scopes, probes, spectrum analyzers, BERTs, etc., Strong understanding of Firmware and able to debug and create new test cases, Software proficiency in Python for test scripting, data handling, and reporting, Knowledge of board and package design, signal integrity, data handling, and reporting, Python, Firmware, Lab equipment, Measurement techniques, Signal integrity, Data handling, Reporting</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>NVIDIA</Employername>
      <Employerlogo>https://logos.yubhub.co/nvidia.com.png</Employerlogo>
      <Employerdescription>NVIDIA is a technology company that designs and manufactures graphics processing units (GPUs) and high-performance computing hardware.</Employerdescription>
      <Employerwebsite>https://nvidia.wd5.myworkdayjobs.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Post-Silicon-Validation-Engineer_JR2013152</Applyto>
      <Location>Santa Clara</Location>
      <Country></Country>
      <Postedate>2026-03-09</Postedate>
    </job>
    <job>
      <externalid>a986e7e2-8fe</externalid>
      <Title>Senior ASIC Digital Designer</Title>
      <Description><![CDATA[<p>We Are:</p>
<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>
<p>You Are:</p>
<p>You are a skilled and passionate engineer with expertise in system design, embedded firmware, digital design, and verification with over 8+ years of experience. You are a skilled engineer with technical leadership, strategic thinking, and ability to model, architect, and validate mixed-signal SoC development, seeking to make a tangible impact in the semiconductor industry. You value collaboration and mentorship, welcoming opportunities to both learn from and share knowledge with your peers. Your experience with memory interface protocols such as DDR, LPDDR and HBM enables you to quickly contribute to our next-generation solutions.</p>
<p>Technical knowledge in latest DDR, LPDDR, MRDIMM and DFI protocols, with a proven track record in working successfully in IP product developments while focused on verification. You thrive in a matrixed, international, and team-oriented environment with multiple stakeholders. Work hands-on, having a collaborative mindset, thinking clearly and concisely when capturing requirements, and maintaining a proactive attitude to achieve results. You are passionate about right first-time development, ensuring traceability of all verification requirements and covering the whole ecosystem of Controller and PHY.</p>
<p>You bring knowledge of system, digital, firmware design, high-speed memory interface skills.  Your experience includes delivering &quot;best-in-class&quot; solutions for protocols like DDR, LPDDR, and HBM. You are highly proficient in creating and using robust verification environments using UVM methodology and System Verilog, and you leverage system level modeling using advanced tools such as MATLAB and scripting languages, Perl, Python, and C++ to automate design and validation flows.</p>
<p>What You’ll Be Doing:</p>
<ul>
<li>Developing and optimizing embedded firmware for advanced DDR/LPDDR/HBM memory interface PHYs</li>
<li>Contributing and collaborating with hardware teams to analyze and debug embedded firmware</li>
<li>Optimizing and developing new PHY training algorithms using system level modeling tools</li>
<li>Collaborating closely with analog, digital, and hardware teams to ensure overall system integrity</li>
<li>Bridging the gap between pre- and post-silicon verification to ensure best-in-class customer support</li>
<li>Developing and deploying tests on silicon as part of bring up plan with extensive knowledge of the design internals</li>
<li>Reproducing silicon failures on FPGA/Emulation to identify root causes</li>
<li>Fostering technical excellence and knowledge sharing across the organization.</li>
</ul>
<p>The Impact You Will Have:</p>
<ul>
<li>Enhancing cross-functional collaboration to improve product quality and end customer satisfaction.</li>
<li>Evolving/adopting and integrating best-in-class methodologies within the organization for fast silicon bring-up</li>
<li>Standardizing and optimizing workflows to increase efficiency and compliance.</li>
<li>Accelerating product innovation and time-to-market by establishing best practices to bridge the gap between architecture and physical implementation using system modeling, functional simulation emulation, and system integration.</li>
<li>Directly impact customer success by providing guidance, technical support, and innovative solutions.</li>
<li>Champion diversity and inclusion, ensuring a respectful and opportunity-rich workplace for all team members.</li>
</ul>
<p>What You’ll Need:</p>
<ul>
<li>8+ years of experience in Firmware, ASIC design, verification, system validation, and technical roles.</li>
<li>Be results driven</li>
<li>Proven leadership in developing, optimizing, and verifying SW/HW using UVM-based co-verification environment.</li>
<li>Advanced scripting proficiency in Shell, Perl, Python, and C++ for workflow automation and process improvement.</li>
<li>In-depth knowledge of system-level validation for high-speed interface PHY</li>
<li>Proven track record of working cross-functionally and driving issues to closure</li>
<li>Knowledge of mixed-signal design</li>
<li>Experience in working in cross-functional collaborations</li>
<li>Be an excellent communicator and a beacon for change</li>
</ul>
<p>Rewards and Benefits:</p>
<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>
<p>Inclusion and Diversity:</p>
<p>Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>Firmware, ASIC design, Verification, System validation, Technical roles, UVM-based co-verification environment, Shell, Perl, Python, C++, System-level validation for high-speed interface PHY, Mixed-signal design, Cross-functional collaborations, System design, Embedded firmware, Digital design, Memory interface protocols, DDR, LPDDR, HBM, MATLAB, System Verilog</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of electronic design automation (EDA) software and services. The company&apos;s products are used by semiconductor and electronics companies to design and manufacture complex electronic systems.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/nepean/senior-asic-digital-designer-15194/44408/91882458112</Applyto>
      <Location>Nepean</Location>
      <Country></Country>
      <Postedate>2026-03-09</Postedate>
    </job>
    <job>
      <externalid>46cf12da-6c5</externalid>
      <Title>ASIC Digital Design, Principal</Title>
      <Description><![CDATA[<p>We Are:</p>
<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>
<p>You Are:</p>
<p>You are a skilled and passionate engineer with deep expertise in system design, embedded firmware, digital design, and verification with over 15 years of impactful experience. You are a highly accomplished engineer with technical leadership, strategic thinking, and ability to model, architect, and validate mixed-signal SoC development, seeking to make a tangible impact in the semiconductor industry.</p>
<p>A technical powerhouse as well as subject matter expert in latest DDR, LPDDR, MRDIMM and DFI protocols, with a proven track record in working successfully in IP product developments while focused on verification. You thrive in a matrixed, international, and team-oriented environment with multiple stakeholders. Work hands-on, having a collaborative mindset, thinking clearly and concisely when capturing requirements, and maintaining a proactive attitude to achieve results.</p>
<p>You bring a deep understanding of system, digital, firmware design, high-speed memory interface architectures. Your experience includes leading multi-disciplinary teams, driving technical roadmaps, and mentoring engineers to deliver best-in-class solutions for protocols like DDR, LPDDR, and HBM. You are highly proficient in creating and using robust verification environments using UVM methodology and System Verilog, and you leverage system level modeling using advanced tools such as MATLAB and scripting languages, Perl, Python, and C++ to automate design and validation flows.</p>
<p>What You&#39;ll Be Doing:</p>
<ul>
<li>Developing and optimizing embedded firmware for advanced DDR/LPDDR/HBM memory interface PHYs</li>
<li>Contributing and collaborating with hardware teams to analyze and debug embedded firmware</li>
<li>Optimizing and developing new PHY training algorithms using system level modeling tools</li>
<li>Collaborating closely with analog, digital, and hardware teams to ensure overall system integrity</li>
<li>Bridging the gap between pre- and post-silicon verification to ensure best-in-class customer support</li>
<li>Developing and deploying tests on silicon as part of bring up plan with extensive knowledge of the design internals</li>
<li>Reproducing silicon failures on FPGA/Emulation to identify root causes</li>
<li>Mentoring and coaching engineering teams, fostering technical excellence and knowledge sharing across the organization.</li>
<li>Collaborating with cross-functional groups and customers to resolve challenges, ensure quality design, and meet aggressive project milestones.</li>
<li>Driving continuous improvement in functional and performance testing on hardware and test-chips, and leading architectural refinements based on analysis.</li>
</ul>
<p>The Impact You Will Have:</p>
<ul>
<li>Enhancing cross-functional collaboration to improve product quality and end customer satisfaction.</li>
<li>Evolving/adopting and integrating best-in-class methodologies within the organization for fast silicon bring-up</li>
<li>Standardizing and optimizing workflows to increase efficiency and compliance.</li>
<li>Accelerating product innovation and time-to-market by establishing best practices to bridge the gap between architecture and physical implementation using system modeling, functional simulation emulation, and system integration.</li>
<li>Driving cross-team synergy, technical mentorship, and a culture of continuous learning and inclusivity.</li>
<li>Directly impact customer success by providing expert guidance, technical support, and innovative solutions.</li>
<li>Champion diversity and inclusion, ensuring a respectful and opportunity-rich workplace for all team members.</li>
</ul>
<p>What You&#39;ll Need:</p>
<ul>
<li><p>15+ years of experience in Firmware, ASIC design, verification, system validation, and technical leadership roles.</p>
</li>
<li><p>Be results driven</p>
</li>
<li><p>Proven leadership in developing, optimizing, and verifying SW/HW using UVM-based co-verification environment.</p>
</li>
<li><p>Advanced scripting proficiency in Shell, Perl, Python, and C++ for workflow automation and process improvement.</p>
</li>
<li><p>In-depth knowledge of system-level validation for high-speed interface PHY</p>
</li>
<li><p>Proven track record of working cross-functionally and driving issues to closure</p>
</li>
<li><p>Knowledge of mixed-signal design</p>
</li>
<li><p>Experience in working in cross-functional collaborations</p>
</li>
<li><p>Be an excellent communicator and a beacon for change</p>
</li>
<li><p>Excellent debugging, analytical, and problem-solving skills</p>
</li>
<li><p>Working knowledge of scripting in languages such as Python and/or Perl</p>
</li>
<li><p>Good understanding of DFT, ATPG, and design for debug techniques and their application in testing of silicon</p>
</li>
<li><p>Good interpersonal skills, ability &amp; desire to work as a standout colleague</p>
</li>
</ul>
<p>Rewards and Benefits:</p>
<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>
<p>Inclusion and Diversity:</p>
<p>Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.</p>
<p>#LI-DP1</p>
<p>Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access &amp; opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact <a href="mailto:hr-help-canada@synopsys.com">hr-help-canada@synopsys.com</a>.</p>
<p>Benefits:</p>
<p>At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>
<p>Visit Benefits Page</p>
<ul>
<li>Health &amp; Wellness</li>
<li>Time Away</li>
<li>Family Support</li>
<li>ESPP</li>
<li>Retirement Plans</li>
<li>Compensation</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>Firmware, ASIC design, verification, system validation, technical leadership, UVM methodology, System Verilog, MATLAB, Perl, Python, C++, high-speed memory interface architectures, mixed-signal design, Shell, Perl, Python, C++, DFT, ATPG, design for debug techniques</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of electronic design automation (EDA) software and services. The company was founded in 1986 and is headquartered in Mountain View, California.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/nepean/asic-digital-design-principal-15193/44408/91882458064</Applyto>
      <Location>Nepean, Ontario, Canada</Location>
      <Country></Country>
      <Postedate>2026-03-09</Postedate>
    </job>
  </jobs>
</source>