{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/synthesis-methodologies"},"x-facet":{"type":"skill","slug":"synthesis-methodologies","display":"Synthesis Methodologies","count":4},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d416110b-f79"},"title":"PNR Applications Engineer, Staff","description":"<p>We are seeking a PNR Applications Engineer, Staff to join our Customer Success Group business. The primary focus of this role is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)</li>\n<li>RTL to GDSII full flow experience or knowledge is preferable</li>\n<li>Strong interest and understanding of Advanced Node &amp; Design methodologies are required.</li>\n<li>In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.</li>\n<li>Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred</li>\n<li>Back end P&amp;R tools (Fusion Compiler, ICC2, Innovus)</li>\n<li>Excellent verbal and written presentation/communication skills are mandatory.</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>BSEE or equivalent, required with 7+ years of experience, or MSEE, or equivalent with 5+ years of experience.</li>\n<li>Tool knowledge: front end Synthesis and back end PnR tools (Fusion Compiler, ICC2, Design Compiler, Genus),</li>\n<li>Tool knowledge: STA (Primetime, Tempus)</li>\n</ul>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_d416110b-f79","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/pnr-applications-engineer-staff/44408/92664451888","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"employee","x-salary-range":"$129000-$193000","x-skills-required":["ASIC design","Industry-standard tools","RTL to GDSII full flow","Advanced Node & Design methodologies","Synopsys Back end tool","Clock Tree Synthesis methodologies","Back end P&R tools"],"x-skills-preferred":["Front end Synthesis","Back end PnR tools","STA (Primetime, Tempus)"],"datePosted":"2026-04-05T13:22:58.699Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC design, Industry-standard tools, RTL to GDSII full flow, Advanced Node & Design methodologies, Synopsys Back end tool, Clock Tree Synthesis methodologies, Back end P&R tools, Front end Synthesis, Back end PnR tools, STA (Primetime, Tempus)","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":129000,"maxValue":193000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_106cfbf6-843"},"title":"Physical Design Specialist (PDS)","description":"<p>We&#39;re looking for a Physical Design Specialist (PDS) to join our team. As a PDS, you will support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</p>\n<p>Your primary focus will be on supporting customers in enjoing Synopsys products, specifically in the areas of Place &amp; Route (physical), Synthesis (logical and physical), STA experience and knowledge. Additionally, you will be knowledgeable in multiple domains of design implementation and understand codependency of flow and methodology such as Macro &amp; Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques.</p>\n<p>You will also articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2).</p>\n<p>As a member of our high-performing Customer Application Services team, you will collaborate closely with R&amp;D, sales, and product groups to ensure that Synopsys customers achieve their design goals efficiently and effectively.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Support customers in enjoying Synopsys products, specifically in the areas of Place &amp; Route (physical), Synthesis (logical and physical), STA experience and knowledge.</li>\n<li>Articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2).</li>\n<li>Collaborate closely with R&amp;D, sales, and product groups to ensure that Synopsys customers achieve their design goals efficiently and effectively.</li>\n<li>Manage multiple customer activities concurrently, and work with Account Managers and AC management to set their priorities.</li>\n<li>Sales support roles include product demonstrations, evaluations, and competitive benchmarking. Customer support roles include training, problem resolution, and technical account management.</li>\n</ul>\n<p>Key Qualifications:</p>\n<ul>\n<li>Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)</li>\n<li>RTL to GDSII full flow experience or knowledge is preferable</li>\n<li>Strong interest and understanding of Advanced Node &amp; Design methodologies are required.</li>\n<li>In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.</li>\n<li>Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred</li>\n<li>Excellent verbal and written presentation/communication skills are mandatory.</li>\n<li>Customer sensitivity, the ability to multiplex many issues &amp; set priorities, and the desire to help customers exploit new technologies are essential for success in the position.</li>\n</ul>\n<p>Preferred Experience:</p>\n<ul>\n<li>BSEE or equivalent, required with 7+ years of experience, or MSEE, or equivalent with 5+ years of experience.</li>\n<li>Tool knowledge expected: Back end P&amp;R tools (Fusion Compiler, ICC2, Innovus)</li>\n<li>Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus),</li>\n<li>Tool knowledge (preferred): STA (Primetime, Tempus)</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_106cfbf6-843","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hyderabad/application-engineering-principal-engineer/44408/92840962656","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Place & Route (physical)","Synthesis (logical and physical)","STA experience and knowledge","Macro & Standard Cell Placement","Clock Tree Synthesis","Routing","Advanced Timing Optimization techniques","Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2)"],"x-skills-preferred":["RTL to GDSII full flow experience","Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis)","Clock Tree Synthesis methodologies like H-Tree, MS-CTS"],"datePosted":"2026-04-05T13:22:15.432Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hyderabad"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Place & Route (physical), Synthesis (logical and physical), STA experience and knowledge, Macro & Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques, Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2), RTL to GDSII full flow experience, Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis), Clock Tree Synthesis methodologies like H-Tree, MS-CTS"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_fa7e7d4f-643"},"title":"ASIC Digital Design, Staff","description":"<p>You are a seasoned engineer who thrives in dynamic, collaborative environments and is passionate about digital ASIC design. You bring a deep understanding of digital design processes, coupled with hands-on experience in overseeing complex projects and mentoring junior engineers. You are highly skilled in the development, verification, and synthesis of NVM controllers at advanced technology nodes, and you have a proven track record of delivering innovative solutions within demanding timelines.</p>\n<p>Your proactive approach and problem-solving abilities make you a trusted advisor for both internal stakeholders and external customers. You are detail-oriented, yet able to see the big picture, ensuring that every design meets rigorous standards for quality, performance, and scalability. You enjoy guiding teams through challenging technical obstacles and are always eager to explore new technologies and methodologies that can enhance product development. Your communication skills are top-notch, enabling you to clearly articulate complex concepts to diverse audiences. You value inclusion and respect, fostering a team culture where every voice is heard and every idea is considered.</p>\n<p><strong>Role Details</strong></p>\n<ul>\n<li>Oversee junior engineers and lead the design, implementation, verification, and physical synthesis of NVM controllers for OTP and MTP products at advanced technology nodes.</li>\n<li>Provide digital guidance for new product developments, ensuring robust architecture and innovative solutions.</li>\n<li>Manage the maintenance and enhancement of digital control blocks, chip test systems, circuit models, and design-for-test circuits.</li>\n<li>Participate in all phases of the ASIC design cycle, including architecture definition, modeling, RTL coding, verification, synthesis, and place &amp; routing.</li>\n<li>Deliver technical support to internal teams, application engineers, and customers during product integration phases.</li>\n<li>Collaborate with cross-functional teams to optimize design flows and ensure seamless integration of digital components.</li>\n<li>Drive continuous improvement initiatives and promote best practices in digital design and verification methodologies.</li>\n</ul>\n<p><strong>Benefits</strong></p>\n<p>At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>\n<ul>\n<li>Comprehensive medical and healthcare plans that work for you and your family.</li>\n<li>In addition to company holidays, we have ETO and FTO Programs.</li>\n<li>Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.</li>\n<li>Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.</li>\n<li>Save for your future with our retirement plans that vary by region and country.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_fa7e7d4f-643","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seattle/asic-digital-design-staff-15274/44408/91888142000","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"$131000-$196000","x-skills-required":["Verilog","digital verification","synthesis methodologies","place & routing","Synopsys tools such as VCS, Formality, and CustomCompiler"],"x-skills-preferred":["NVM controller architectures","advanced technology nodes"],"datePosted":"2026-03-09T11:03:27.761Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seattle, Washington"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, digital verification, synthesis methodologies, place & routing, Synopsys tools such as VCS, Formality, and CustomCompiler, NVM controller architectures, advanced technology nodes","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":131000,"maxValue":196000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_04934540-478"},"title":"Physical Design Specialist (PDS)","description":"<p>We are looking for a Physical Design Specialist (PDS) to join our team. In this role, you will be responsible for supporting the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>The primary focus of the Physical Design Specialist (PDS) is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</li>\n<li>In addition, PDS AEs will articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2).</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)</li>\n<li>RTL to GDSII full flow experience or knowledge is preferable</li>\n<li>Strong interest and understanding of Advanced Node &amp; Design methodologies are required.</li>\n<li>In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.</li>\n<li>Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred</li>\n<li>Excellent verbal and written presentation/communication skills are mandatory.</li>\n<li>Customer sensitivity, the ability to multiplex many issues &amp; set priorities, and the desire to help customers exploit new technologies are essential for success in the position.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_04934540-478","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/applications-engineering-principal-engineer/44408/90265976416","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Design Implementation experience","RTL to GDSII full flow experience","Strong interest and understanding of Advanced Node & Design methodologies","In-depth Synopsys Back end tool experience","Knowledge of several Clock Tree Synthesis methodologies","Excellent verbal and written presentation/communication skills","Customer sensitivity"],"x-skills-preferred":["BSEE or equivalent","Tool knowledge expected: Back end P&R tools (Fusion Compiler, ICC2, Innovus)","Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus)","Tool knowledge (preferred): STA (Primetime, Tempus)"],"datePosted":"2026-03-06T07:29:04.274Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Design Implementation experience, RTL to GDSII full flow experience, Strong interest and understanding of Advanced Node & Design methodologies, In-depth Synopsys Back end tool experience, Knowledge of several Clock Tree Synthesis methodologies, Excellent verbal and written presentation/communication skills, Customer sensitivity, BSEE or equivalent, Tool knowledge expected: Back end P&R tools (Fusion Compiler, ICC2, Innovus), Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus), Tool knowledge (preferred): STA (Primetime, Tempus)"}]}