962bc801-417 ASIC Digital Design Engineer, Staff We are seeking a highly experienced engineering professional to join our team as an ASIC Digital Design Engineer, Staff. The successful candidate will be responsible for designing and developing cutting-edge semiconductor solutions.

What you'll do

  • Implementing reference and unified verification flows for Synopsys digital IP products using leading EDA tools such as VCS, Verdi, VMS Execution Manager, Verdi Planner (HVP), and VIPs.
  • Building robust, scalable verification infrastructures from the ground up to support diverse and complex IP and SoC projects.

What you need

  • Minimum 5 to 10 years of hands-on experience in IP/SoC verification, with a proven track record of technical leadership.
  • Strong expertise in using Synopsys verification tools such as VCS, Verdi, VMS Execution Manager, Verdi Planner (HVP), and VIPs.

XML job scraping automation by YubHub

]]> employee staff onsite IP/SoC verification, Synopsys verification tools, SystemVerilog, UVM, Tcl, Python Engineering Technology Synopsys https://logos.yubhub.co/careers.synopsys.com.png Synopsys drives the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. https://careers.synopsys.com https://careers.synopsys.com/job/bengaluru/asic-digital-design-engineer-staff/44408/91188491968 Bengaluru 2026-03-06