We are seeking an experienced Electrical Engineer with strong PCB schematic and layout expertise to join our engineering team. In this role, you will take ownership of fast-paced board-level design from concept through production, working on high-reliability systems for demanding environments.
\nYou will collaborate cross-functionally with other electrical, firmware/software, mechanical, and manufacturing/quality teams to design, validate, and deliver robust electronic solutions.
\nKey Responsibilities:
\nRequired Qualifications:
\nPreferred Qualifications:
\nBenefits:
\nPhysical Demands:
\nAdditional Information:
\nThis role requires access to export-controlled information or items that require “U.S. Person” status. As defined by U.S. law, individuals who are any one of the following are considered to be a “U.S. Person”: (1) U.S. citizens, (2) legal permanent residents (a.k.a. green card holders), and (3) certain protected classes of asylees and refugees, as defined in 8 U.S.C. 1324b(a)(3).
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_5532a7a5-18c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Saronic Technologies","sameAs":"https://www.saronictechnologies.com/","logo":"https://logos.yubhub.co/saronictechnologies.com.png"},"x-apply-url":"https://jobs.lever.co/saronic/7f7a08af-f20e-4091-84df-be2d50ab5bc3","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Altium Designer","PCB schematic and layout design","Multi-layer board design","High-speed or mixed-signal circuitry","Electronic components","Circuit theory","Board-level design principles","Design for manufacturing (DFM)","Design for test (DFT)"],"x-skills-preferred":["Defense","Aerospace","Ruggedized systems","High-temperature settings","Water-intrusion protection","MIL-STD","IPC standards","SPICE simulations","Signal Integrity Analysis","Reliability engineering","Firmware","FPGA","Embedded teams"],"datePosted":"2026-04-17T12:57:45.417Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Altium Designer, PCB schematic and layout design, Multi-layer board design, High-speed or mixed-signal circuitry, Electronic components, Circuit theory, Board-level design principles, Design for manufacturing (DFM), Design for test (DFT), Defense, Aerospace, Ruggedized systems, High-temperature settings, Water-intrusion protection, MIL-STD, IPC standards, SPICE simulations, Signal Integrity Analysis, Reliability engineering, Firmware, FPGA, Embedded teams"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_3541c574-2ff"},"title":"Layout Design, Sr Manager","description":"We Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines.
\nYou Are:
\nYou are an accomplished engineering professional with a strong background in analog and mixed-signal circuit design. With over 12 years of industry experience, you have a deep understanding of circuit design fundamentals, device physics, and technology effects. You have successfully managed projects from specifications to silicon, and you are comfortable interfacing with both internal and external stakeholders. You are a proactive team player with excellent problem-solving skills and a knack for managing complex projects. Your high energy and flexible personality allow you to go the extra mile, fostering collaboration and driving projects to successful completion. You are adept at conflict resolution and possess strong customer-facing skills, making you an invaluable asset to any high-performing team.
\nWhat You’ll Be Doing:
\nManaging analog and mixed-signal IP projects from specifications to silicon.\nInteracting with customers to guide them and help adapt our solutions to their needs.\nHandling customer queries and debugging problems efficiently.\nAligning with and improving established design processes.\nInterfacing with internal and external stakeholders to ensure high engagement levels.\nCollaborating with a global team to co-develop Analog Full Custom IPs such as GPIOs, I2C, I3C, SMBUS, eMMC, SVID, Quad SPI, JTAG, and more.
\nThe Impact You Will Have:
\nDriving the integration of advanced capabilities into System on Chips (SoCs).\nEnabling customers to meet unique performance, power, and size requirements.\nAccelerating the time-to-market for differentiated products with reduced risk.\nEnhancing the design and development of high-performance silicon IP.\nImproving customer satisfaction through efficient problem-solving and support.\nContributing to the continuous innovation and technological advancements at Synopsys.
\nWhat You’ll Need:
\nBachelor's or Master's degree in Electrical Engineering or a related field from a reputed institution.\n12+ years of industry experience in analog and mixed-signal circuit design.\nProven experience in managing projects from specifications to silicon.\nStrong understanding of circuit design fundamentals, device physics, and technology effects.\nProficiency in spice simulations and various sub-micron design methodologies.
\nWho You Are:
\nA proactive team player with strong written and verbal communication skills.\nHigh energy individual with the ability to go the extra mile.\nCreative and flexible personality with excellent customer-facing skills.\nDemonstrates good analysis and problem-solving skills.\nAdept at conflict resolution and fostering collaboration among team members.
\nThe Team You’ll Be A Part Of:
\nYou will be part of a strong development team specializing in GPIOs, Specialty IOs, and General Purpose Analog IPs. The team is distributed globally, bringing together experienced professionals from various sites. Together, you will co-develop high-performance analog full custom IPs and work on projects that push the boundaries of technology.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_3541c574-2ff","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/layout-design-sr-manager/44408/93232526160","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog and mixed-signal circuit design","spice simulations","sub-micron design methodologies","GPIOs","I2C","I3C","SMBUS","eMMC","SVID","Quad SPI","JTAG"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:20.614Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog and mixed-signal circuit design, spice simulations, sub-micron design methodologies, GPIOs, I2C, I3C, SMBUS, eMMC, SVID, Quad SPI, JTAG"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e14d730c-676"},"title":"Analog Design, Staff Engineer - SERDES","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions.
\nbig_They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nThese engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nAs a Staff Engineer in our Analog Design team, you will be responsible for designing and developing full custom analog circuit macros for high-speed SERDES PHY IP.
\nYour responsibilities will include designing and developing full custom analog circuit macros for high-speed SERDES PHY IP, including transceivers, voltage/current-mode drivers, PLLs, DLLs, equalizers (CTLE, FFE, DFE), impedance calibrators, serializers/deserializers, VCOs, phase interpolators, bandgap references, and clock data recovery circuits.
\nYou will also collaborate with cross-functional teams locally and globally to refine circuit implementations and achieve optimal power, area, and performance targets.
\nIn addition, you will ensure analog sub-block performance adheres to SerDes standards and architecture specification documents.
\nYou will lead verification strategies using advanced simulator features to guarantee the highest quality design outcomes.
\nYou will oversee physical layout processes to minimize parasitic effects, device stress, and process variations.
\nYou will present simulation data for peer and customer reviews, and document design features and test plans.
\nYou will consult on electrical characterization and support the integration of your circuit within the SerDes IP product.
\nYou will handcraft high-performance clock and data paths using digital/CMOS logic cells and verify timing margins with SPICE and STA tools.
\nYou will address ESD and latch-up design verification, crosstalk coupling impacts, and ensure robust mixed-signal analog design.
\nThe impact you will have includes accelerating development of high-performance silicon chips critical to emerging technologies like AI, IoT, and 5G.
\nYou will optimize chip designs for power, cost, and performance, helping customers reduce project schedules by months.
\nYou will advance Synopsys' leadership in high-speed interface IP and mixed-signal design innovation.
\nYou will contribute to the creation of next-generation processes and models for manufacturing advanced chips.
\nYou will support global collaboration, knowledge sharing, and technical excellence across teams and sites.
\nYou will enhance customer satisfaction by delivering reliable, scalable, and high-quality analog IP solutions.
\nYou will drive technical best practices and mentor junior engineers, strengthening the team's capabilities.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_e14d730c-676","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/analog-design-staff-engineer-serdes/44408/93198373952","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog transistor-level circuit design","nanometer technologies","mixed-signal analog circuit design","physical layout optimization","SPICE simulation","static timing analysis (STA)","digital/CMOS logic cells","high-performance datapath design","ESD/latch-up design verification","crosstalk coupling analysis"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:53.313Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog transistor-level circuit design, nanometer technologies, mixed-signal analog circuit design, physical layout optimization, SPICE simulation, static timing analysis (STA), digital/CMOS logic cells, high-performance datapath design, ESD/latch-up design verification, crosstalk coupling analysis"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_eb9218fe-189"},"title":"Timing Analog Mixed Signal Design Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nWhat You'll Be Doing:
\nAuthority:
\nWhat You'll Need:
\n(Fresh graduates are also welcomed and offered the on-the-job training to adapt the position's requirements.)
\nThe Team You’ll Be A Part Of:
\nYou’ll join the Synopsys UCIe Design Team, a dynamic group of engineers specializing in advanced chiplet interconnect and analog mixed-signal technologies. This is global team, which is working on state-of-the-art UCIe, 2.5D/3D IC, and Tbps die-to-die interfaces.
\nAs a team member, you’ll receive structured training, mentorship, and exposure to the complete design flow, helping you grow into a technical expert or future design leader. If you are passionate about precision timing analysis and eager to work in a collaborative, innovative environment, we’d love to have you on our team.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nWhat is it like to be an Analog Design Engineer at Synopsys?
\nArman Shahmuradyan
\nAnalog Design, Manager
\nBenefits:
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We’re proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nVisit Benefits Page
\nComprehensive medical and healthcare plans that work for you and your family.
\nIn addition to company holidays, we have ETO and FTO Programs.
\nMaternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
\nPurchase Synopsys common stock at a 15% discount, with a 24 month look-back.
\nSave for your future with our retirement plans that vary by region and country.
\nCompetitive salaries.
\n\\\\ Benefits vary by country and region - check with your recruiter to confirm
\nBack to nav
\nGet an idea of what your daily routine around the office can be like
\n\\ Explore Ho Chi Minh City
\nView Map
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_eb9218fe-189","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/timing-analog-mixed-signal-design-engineer-hcmc/44408/92554331200","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["timing analysis","SPICE simulation","STA concepts","Python","TCL","EDA tools","timing characterization","verification"],"x-skills-preferred":["problem-solving","detail-oriented","effective communication","adaptability","resilience"],"datePosted":"2026-03-09T11:00:31.108Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"timing analysis, SPICE simulation, STA concepts, Python, TCL, EDA tools, timing characterization, verification, problem-solving, detail-oriented, effective communication, adaptability, resilience"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_bd560ba5-e45"},"title":"Staff Analog Design Engineer (DTE)","description":"This role exists to develop and deliver high-speed PAM4 SERDES IP for next-gen communication systems.
\nWhat you'll do
\nYou will be responsible for developing analog sub-block specs based on SerDes standards, refining circuit architectures for optimal power, area, and performance, designing and verifying circuits using advanced simulation tools, collaborating on physical layout to minimize parasitics and variation, presenting simulation data to peers and customers, and documenting design features and test plans.
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_bd560ba5-e45","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/markham/staff-analog-design-engineer-dte-13613/44408/89385354672","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"contract","x-salary-range":null,"x-skills-required":["analog IC design","SerDes sub-circuits","schematic","layout","verification tools","SPICE simulation","scripting","communication","documentation"],"x-skills-preferred":["transistor-level CMOS design"],"datePosted":"2026-03-06T07:36:56.393Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Markham"}},"employmentType":"CONTRACTOR","occupationalCategory":"Engineering","industry":"Technology","skills":"analog IC design, SerDes sub-circuits, schematic, layout, verification tools, SPICE simulation, scripting, communication, documentation, transistor-level CMOS design"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e6121398-141"},"title":"Applications Engineering, Sr Staff Engineer - RedHawk","description":"We are seeking a highly skilled Applications Engineer to join our team in Zhubei, Taiwan. As a key member of our Applications Engineering team, you will be responsible for providing technical support and training to customers and channel partners.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_e6121398-141","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/zhubei/applications-engineering-sr-staff-engineer-redhawk/44408/92423913664","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["custom circuit analysis","standard cell physical layout","timing and noise analysis","voltage drop effects"],"x-skills-preferred":["EDA tools","layout","STA","Extraction","Spice simulation"],"datePosted":"2026-03-06T07:36:26.166Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Zhubei, Taiwan"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"custom circuit analysis, standard cell physical layout, timing and noise analysis, voltage drop effects, EDA tools, layout, STA, Extraction, Spice simulation"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_4f33c5d4-cac"},"title":"Analog Design, Sr Supervisor","description":"We are seeking an experienced Analog Design, Sr Supervisor to join our team in Ho Chi Minh City. As a key member of our engineering team, you will be responsible for leading the design and development of high-performance analog and mixed-signal circuits. Your expertise in analog and mixed-signal design, as well as your leadership skills, will be essential in driving the success of our team.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_4f33c5d4-cac","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/analog-design-sr-supervisor/44408/92188289680","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog and mixed-signal design","timing analysis","SPICE simulation"],"x-skills-preferred":["CMOS analog design","Cadence Virtuoso","SNSP tools"],"datePosted":"2026-03-06T07:23:25.568Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog and mixed-signal design, timing analysis, SPICE simulation, CMOS analog design, Cadence Virtuoso, SNSP tools"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e746f7f6-d09"},"title":"Software Specialization, Sr Staff Engineer","description":"We are seeking a Software Specialization, Sr Staff Engineer to join our team. As a Sr Staff Engineer, you will be responsible for providing advanced technical debugging support for Totem-SC and Totem, setting up, validating, and reproducing customer flows to investigate and resolve complex issues, collaborating with R&D teams to perform root cause analysis and implement effective solutions, supporting certification and evaluation flows for analog IP and power integrity tools, delivering on-site or remote technical support to Korean customers, adapting to their unique needs and environments, and extending support to global customers as needed.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_e746f7f6-d09","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seoul/software-specialization-sr-staff-engineer/44408/92364366720","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog IP EM/IR analysis","power integrity tools","SPICE simulation","netlist debugging","Linux environments","scripting skills in Python or TCL","foundry PDKs","certification flows"],"x-skills-preferred":["DSPF/SPF formats","signal integrity analysis"],"datePosted":"2026-03-04T17:05:05.894Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seoul"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog IP EM/IR analysis, power integrity tools, SPICE simulation, netlist debugging, Linux environments, scripting skills in Python or TCL, foundry PDKs, certification flows, DSPF/SPF formats, signal integrity analysis"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d4482f8d-e07"},"title":"Software Specialization, Sr Staff Engineer","description":"We are seeking a Software Specialization, Sr Staff Engineer to join our team. As a Sr Staff Engineer, you will be responsible for providing advanced technical debugging support for Totem-SC and Totem, setting up, validating, and reproducing customer flows to investigate and resolve complex issues, collaborating with R&D teams to perform root cause analysis and implement effective solutions, supporting certification and evaluation flows for analog IP and power integrity tools, delivering on-site or remote technical support to Korean customers, adapting to their unique needs and environments, and extending support to global customers as needed.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_d4482f8d-e07","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seoul/software-specialization-sr-staff-engineer/44408/92364366736","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog IP EM/IR analysis","power integrity tools","SPICE simulation","netlist debugging","Linux environments","scripting skills in Python or TCL","foundry PDKs","certification flows"],"x-skills-preferred":["DSPF/SPF formats","signal integrity analysis"],"datePosted":"2026-03-04T17:04:58.734Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seoul"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog IP EM/IR analysis, power integrity tools, SPICE simulation, netlist debugging, Linux environments, scripting skills in Python or TCL, foundry PDKs, certification flows, DSPF/SPF formats, signal integrity analysis"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_dbca2312-e38"},"title":"R&D Engineering, Staff Engineer","description":"Opening. This role is a key contributor to the development of software products and supporting systems. The Senior R&D Engineer will collaborate with a team of expert professionals to accomplish development objectives.
\nWhat you'll do
\nIntro.
\nWhat you need
\nWhy this matters
\nOne paragraph about career impact and value.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_dbca2312-e38","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/taipei/r-and-d-engineering-staff-engineer/44408/87085294928","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["development activities","best practices","bug verification","release testing","beta support","problem research","solution development"],"x-skills-preferred":["EDA solution","EDA companies","semiconductor design companies","semiconductor foundries","Ansys Totem","IC layout editor","spice simulation tool","Ansys or other commercial CAE, CAD, EDA software","circuit level and timing analysis of signal integrity applications","Electronic Migration","Electro Static Discharge","IC signoff criteria","TCL","Python","Perl"],"datePosted":"2026-02-04T16:07:23.783Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Taipei"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"development activities, best practices, bug verification, release testing, beta support, problem research, solution development, EDA solution, EDA companies, semiconductor design companies, semiconductor foundries, Ansys Totem, IC layout editor, spice simulation tool, Ansys or other commercial CAE, CAD, EDA software, circuit level and timing analysis of signal integrity applications, Electronic Migration, Electro Static Discharge, IC signoff criteria, TCL, Python, Perl"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a9af8bd7-647"},"title":"Senior/Staff - Analog Design Engineer","description":"We currently have 349 open roles.
\nWhat you'll do
\nYou are an accomplished analog and mixed-signal design engineer, passionate about pushing the boundaries of high-speed interface technology. With a strong foundation in Electrical, Electronics, or VLSI Engineering, you have hands-on expertise in custom analog circuit design, particularly in the nanometer CMOS domain.
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_a9af8bd7-647","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/senior-staff-analog-design-engineer/44408/90941185632","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS circuit design fundamentals","device physics","layout","parasitic extraction","SPICE simulation","high-speed SERDES and PHY IP","digital/CMOS logic cells","ESD and latchup design verification","crosstalk analysis"],"x-skills-preferred":["advanced simulation tools","full custom design of high-speed datapaths","timing margins"],"datePosted":"2026-01-28T15:08:44.691Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida, Uttar Pradesh, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS circuit design fundamentals, device physics, layout, parasitic extraction, SPICE simulation, high-speed SERDES and PHY IP, digital/CMOS logic cells, ESD and latchup design verification, crosstalk analysis, advanced simulation tools, full custom design of high-speed datapaths, timing margins"}]}