At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou are a dynamic engineer with working experience in RTL implementation, DFT/BIST, verification, flow automation, and understanding of hierarchical SoC architectures and IEEE1149/1500 and 1687 standards and pattern porting. You should have a passion for working with the best of the brains in the industry in developing end-to-end solutions and deploying them in our premier customer base.
\nWhat You'll Be Doing:
\nThe Impact You Will Have:
\nWhat You'll Need:
\nBSEE/MSEE in Electrical Engineering, Computer Engineering, or related field.
\n8 years of hands-on experience with DFT/BIST insertion, RTL design, and functional verification.
\nGood exposure to JTAGIEEE 1149.1, IEEE 1687/1500, Testdata access mechanism.
\nKnowledge on memory defectivities soft errors and reliability.
\nFamiliarity with error correcting codes such as Hamming and Hsiao.
\nHands-on experience in dealing with hierarchical SoCs, 1149.1/1500/1687 standards and pattern porting.
\nFamiliarity with either Synopsys TestMAX Tool chain or competitive offerings.
\nDebugging abilities to identify and resolve issues in functional verification in UVM environment.
\nHands on experience in flow automation.
\nKnowledge of Synthesis is a must with understanding of timing constraints (SDC).
\nKnowledge of Lint, CDC, RDC is a plus.
\nKnowledge of physical implementation is not a must, but good to have.
\nAbility to evaluate technical suggestions from customers and work with internal teams (product management/R&D) to make decisions.
\nCustomer facing experience is a plus – educating/guiding customer on technical details of a solution.
\nGood to have:
\nHands-on bring-up and debug experience of silicon is a plus.
\nArchitecture/micro-architecture experience.
\nUnderstanding of GenAI and Agentic AI workflows.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_606388e5-d2c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/solutions-engineering-sr-staff-engineer-dft-rtl-design-product-engineer/44408/92871142560","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL implementation","DFT/BIST","verification","flow automation","hierarchical SoC architectures","IEEE1149/1500 and 1687 standards","pattern porting","Synopsys TestMAX Tool chain","UVM environment","Synthesis","timing constraints (SDC)","Lint","CDC","RDC"],"x-skills-preferred":["error correcting codes","Hamming and Hsiao","GenAI","Agentic AI workflows"],"datePosted":"2026-04-05T13:20:45.356Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL implementation, DFT/BIST, verification, flow automation, hierarchical SoC architectures, IEEE1149/1500 and 1687 standards, pattern porting, Synopsys TestMAX Tool chain, UVM environment, Synthesis, timing constraints (SDC), Lint, CDC, RDC, error correcting codes, Hamming and Hsiao, GenAI, Agentic AI workflows"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8909efe5-d39"},"title":"Principal Solutions Engineer - HAV and SimXL","description":"At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou are an accomplished engineering leader with more than a decade of hands-on experience in SoC verification, emulation, and system-level validation. You thrive at the intersection of advanced hardware-assisted verification (HAV) and simulation acceleration (SimXL), bringing a deep understanding of complex SoC architectures, memory subsystems, and high-speed interconnects.
\nArchitecting and leading Hardware-Assisted Verification and Simulation Acceleration solutions for large-scale SoCs and multi-die systems.
\nDriving end-to-end SimXL deployments, including use-case definition, performance optimization, and methodology standardization.
\nDefining and owning system-level verification and acceleration strategies spanning simulation, emulation, and prototyping.
\nBridging gaps between RTL simulation, emulation, and software bring-up to enable early and scalable system validation.
\nLeading complex customer engagements involving HAV platforms, simulation acceleration, and hybrid verification flows.
\nTranslating customer verification challenges into scalable, reusable solution architectures and acting as a technical authority in escalations.
\nDriving innovation in HAV and SimXL methodologies, including automation, reuse, and productivity frameworks leveraging AI/GenAI-assisted approaches.
\nCollaborating with R&D, Product Management, and Applications teams to influence product roadmaps and feature requirements.
\nAccelerate customer verification cycles, enabling earlier software and system bring-up for complex SoC designs.
\nDefine and scale best-in-class HAV and SimXL solutions across strategic accounts, enhancing customer outcomes.
\nDrive measurable improvements in performance, capacity, and debug productivity for verification workflows.
\nShape the future of AI-assisted verification and solution deployment within Synopsys and across the industry.
\nAct as a key technical leader in advancing the organization’s verification acceleration strategy.
\nMentor and empower senior engineers, fostering a culture of innovation and technical excellence.
\nInfluence product direction and solution roadmaps through deep technical insights and customer engagement.
\n10+ years of experience in SoC verification, emulation, or system-level validation.
\nDeep hands-on expertise in Hardware-Assisted Verification, simulation acceleration, and hybrid verification flows.
\nStrong experience with emulation platforms and accelerated simulation environments.
\nSolid understanding of SoC architectures, interconnects, memory subsystems, and software bring-up challenges.
\nProven ability to design and deploy scalable verification solutions for complex designs.
\nExperience with system-level testbenches, transactors, and acceleration frameworks.
\nExposure to GenAI or AI-assisted techniques applied to verification, debug, or solution automation.
\nBackground in high-speed interfaces, memory subsystems, or multi-die architectures.
\nTrack record of creating reusable assets, methodologies, or automation frameworks.
\nExperience influencing product direction or defining solution roadmaps.
\nInnovative thinker with a passion for driving technological advancement and automation.
\nCollaborative leader who mentors and inspires teams across geographies.
\nStrong communicator adept at translating complex technical concepts for diverse audiences.
\nCustomer-focused problem solver with a commitment to delivering impactful solutions.
\nAdaptable and resilient in fast-paced, matrixed environments.
\nDetail-oriented, analytical, and proactive in identifying and addressing challenges.
\nYou will join a dynamic, cross-functional team dedicated to advancing verification acceleration solutions for Synopsys’ strategic customers. The team comprises experts in HAV, simulation acceleration, R&D, product management, and applications engineering, all working collaboratively to define and deploy innovative methodologies.
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_8909efe5-d39","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/principal-solutions-engineer-hav-and-simxl/44408/93456899264","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Hardware-Assisted Verification","Simulation Acceleration","Hybrid Verification Flows","Emulation Platforms","Accelerated Simulation Environments","SoC Architectures","Memory Subsystems","High-Speed Interconnects","System-Level Testbenches","Transactors","Acceleration Frameworks","GenAI","AI-Assisted Techniques","High-Speed Interfaces","Multi-Die Architectures"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:16:55.165Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Hardware-Assisted Verification, Simulation Acceleration, Hybrid Verification Flows, Emulation Platforms, Accelerated Simulation Environments, SoC Architectures, Memory Subsystems, High-Speed Interconnects, System-Level Testbenches, Transactors, Acceleration Frameworks, GenAI, AI-Assisted Techniques, High-Speed Interfaces, Multi-Die Architectures"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_66bb454a-27e"},"title":"Application Engineering, Sr Staff Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nYou are a passionate and versatile engineering professional who thrives in a dynamic, fast-paced environment. With a deep technical acumen and a knack for creative problem-solving, you are driven to deliver innovative solutions that address complex challenges. You have a proven track record in application engineering, accompanied by a strong understanding of EDA tools, chip design flows, and customer-centric solution delivery.
\nResponsibilities
\nImpact
\nRequirements
\nTeam
\nYou'll join an accomplished team of application engineering experts at the forefront of EDA and semiconductor innovation. Our team partners closely with customers, R&D, and product management to deliver world-class solutions and technical support. We foster a collaborative, inclusive culture that encourages continuous learning, knowledge sharing, and professional growth.
\nRewards and Benefits
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_66bb454a-27e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/application-engineering-sr-staff-engineer/44408/92454718832","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC/FPGA design and verification methodologies","EDA tools","scripting languages","digital design","SoC architectures"],"x-skills-preferred":["Python","Perl","TCL","automation frameworks"],"datePosted":"2026-03-08T22:20:37.650Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC/FPGA design and verification methodologies, EDA tools, scripting languages, digital design, SoC architectures, Python, Perl, TCL, automation frameworks"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_11a88b06-32d"},"title":"R&D Staff Engineer, Virtual Prototyping","description":"Opening. This role exists to drive the innovations that shape the way we live and connect. We're looking for a talented R&D Staff Engineer to join our team and contribute to the development of virtual prototypes for complex SoCs, MCUs, or ECUs.
\nWhat you'll do
\nWhat you need
\nWhy this matters
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_11a88b06-32d","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/r-and-d-staff-engineer-virtual-prototyping/44408/92167408592","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["C/C++ programming languages","SystemC-based platform modeling frameworks","SoC architectures and serial bus protocols","Synopsys Virtualizer tool"],"x-skills-preferred":["multi-core platform development","GitHub Copilot/Curson-assisted flows"],"datePosted":"2026-03-04T17:10:34.880Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++ programming languages, SystemC-based platform modeling frameworks, SoC architectures and serial bus protocols, Synopsys Virtualizer tool, multi-core platform development, GitHub Copilot/Curson-assisted flows"}]}