{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/signal"},"x-facet":{"type":"skill","slug":"signal","display":"Signal","count":100},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7ae7ecc4-cc1"},"title":"Senior FPGA Engineer, Intelligence Systems","description":"<p>We are looking for a Staff FPGA Engineer to join our rapidly growing team in Reston, Virginia. You will be responsible for rapidly developing, testing, and implementing FPGA designs on Xilinx SoC/FPGA platforms. This requires strong skills in digital circuit design, VHDL/Verilog coding, and simulation.</p>\n<p>Your responsibilities will include integrating third-party vendors&#39; IP, participating in the entire design life cycle, implementing various signal types, ensuring designs meet relevant safety and performance standards, and investigating and resolving bugs found during hand-on testing.</p>\n<p>Required qualifications include a Bachelor&#39;s degree in electrical engineering, electronics engineering, computer engineering, or a related field, and 8+ years of professional experience in FPGA design and development. Experience with Xilinx SoC is highly preferred.</p>\n<p>Preferred qualifications include working knowledge of designing for safety-critical functions, FPGA interfaces, and high-speed busses, as well as experience with systems on a chip (SoC) and low-level firmware development.</p>\n<p>The salary range for this role is $191,000-$253,000 USD, and highly competitive equity grants are included in the majority of full-time offers. Top-tier benefits for full-time employees include comprehensive medical, dental, and vision plans, income protection, generous time off, family planning and parenting support, mental health resources, professional development, commuter benefits, relocation assistance, and a retirement savings plan.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7ae7ecc4-cc1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Intelligence Systems","sameAs":"https://www.anduril.com/","logo":"https://logos.yubhub.co/anduril.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/4591133007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$191,000-$253,000 USD","x-skills-required":["digital circuit design","VHDL/Verilog coding","simulation","Xilinx SoC/FPGA platforms","third-party vendors' IP","entire design life cycle","signal types","safety and performance standards","bug investigation and resolution"],"x-skills-preferred":["designing for safety-critical functions","FPGA interfaces","high-speed busses","systems on a chip (SoC)","low-level firmware development"],"datePosted":"2026-04-25T15:06:54.200Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Reston, Virginia, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"digital circuit design, VHDL/Verilog coding, simulation, Xilinx SoC/FPGA platforms, third-party vendors' IP, entire design life cycle, signal types, safety and performance standards, bug investigation and resolution, designing for safety-critical functions, FPGA interfaces, high-speed busses, systems on a chip (SoC), low-level firmware development","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":191000,"maxValue":253000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_47059079-505"},"title":"Senior FPGA Engineer","description":"<p>We are looking for a Senior FPGA Engineer to join our rapidly growing team in Costa Mesa, CA. In this role, you will be the technical lead for FPGA development supporting our airborne radar products, establishing the foundation for FPGA design processes and best practices.</p>\n<p>You will be responsible for translating algorithmic requirements into FPGA implementations, leading signal processing design efforts, and collaborating with our Fort Collins team to ensure seamless integration across projects. This will require expertise in FPGA design, signal processing, RTL development (SystemVerilog/VHDL), and Xilinx toolchains.</p>\n<p>If you are a self-directed technical leader who thrives on establishing new capabilities and can take an algorithm document and independently drive it through to hardware implementation, then this role is for you.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Lead FPGA architecture, design, and verification efforts for airborne radar systems from concept through production</li>\n<li>Translate signal processing algorithms into efficient, high-performance FPGA implementations on Xilinx SOC/FPGA platforms</li>\n<li>Establish and drive robust FPGA design processes, coding standards, and verification methodologies for the airborne products team</li>\n<li>Collaborate with the Battlespace Awareness engineering team to ensure design consistency and knowledge transfer across sites</li>\n<li>Design and implement digital signal processing chains for radar systems, including data acquisition, filtering, and real-time processing</li>\n<li>Perform timing analysis, resource optimization, and debugging of complex FPGA designs</li>\n<li>Develop and maintain design documentation, including architecture specifications, design reviews, and verification plans</li>\n<li>Mentor and guide other engineers as the team scales FPGA capabilities</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor&#39;s degree in electrical engineering, electronics engineering, computer engineering or related field</li>\n<li>12+ years of professional experience in FPGA design and development</li>\n<li>Strong expertise in RTL design using SystemVerilog and/or VHDL</li>\n<li>Demonstrated experience with Xilinx FPGA devices and development tools (Vivado, Quartus, etc.)</li>\n<li>Proven experience in digital signal processing implementation on FPGAs</li>\n<li>Self-directed technical leadership with ability to independently drive projects from requirements to implementation</li>\n<li>Experience with FPGA verification methodologies and simulation tools</li>\n<li>Strong understanding of timing closure, resource optimization, and FPGA design constraints</li>\n<li>Eligible to obtain and maintain an active U.S. Secret security clearance</li>\n</ul>\n<p>Preferred Qualifications:</p>\n<ul>\n<li>Experience with radar systems or software-defined radio development</li>\n<li>Familiarity with high-speed interfaces (PCIe, Ethernet, JESD204B, etc.)</li>\n<li>Experience with Xilinx Zynq UltraScale+, Altera AgileX, or RFSoC platforms</li>\n<li>Knowledge of embedded software development for FPGA SoC platforms</li>\n<li>Experience with MATLAB and algorithm-to-hardware workflows</li>\n<li>Understanding of RF systems and digital front-end design</li>\n<li>Familiarity with DO-254 or similar hardware design standards for airborne systems</li>\n<li>Experience with version control (Git) and continuous integration workflows</li>\n<li>Background in aerospace or defense systems development</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_47059079-505","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Industries","sameAs":"https://www.andurilindustries.com/","logo":"https://logos.yubhub.co/andurilindustries.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/5030390007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$191,000-$253,000 USD","x-skills-required":["FPGA design","Signal processing","RTL development","Xilinx toolchains","Digital signal processing","Timing analysis","Resource optimization","Debugging","Design documentation","Mentorship"],"x-skills-preferred":["Radar systems","Software-defined radio development","High-speed interfaces","Xilinx Zynq UltraScale+","Altera AgileX","RFSoC platforms","Embedded software development","MATLAB","Algorithm-to-hardware workflows","RF systems","Digital front-end design","DO-254","Version control","Continuous integration workflows","Aerospace or defense systems development"],"datePosted":"2026-04-25T15:06:36.066Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Costa Mesa, California, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"FPGA design, Signal processing, RTL development, Xilinx toolchains, Digital signal processing, Timing analysis, Resource optimization, Debugging, Design documentation, Mentorship, Radar systems, Software-defined radio development, High-speed interfaces, Xilinx Zynq UltraScale+, Altera AgileX, RFSoC platforms, Embedded software development, MATLAB, Algorithm-to-hardware workflows, RF systems, Digital front-end design, DO-254, Version control, Continuous integration workflows, Aerospace or defense systems development","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":191000,"maxValue":253000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_071d2887-aa0"},"title":"UCIe Applications Engineering Architect","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 702 open roles</p>\n<p><strong>Innovation Starts Here</strong></p>\n<p>Find Jobs For</p>\n<p>Where?When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.</p>\n<p><strong>UCIe Applications Engineering Architect</strong></p>\n<p>Sunnyvale, California, United States</p>\n<p>Save</p>\n<p><strong>Category</strong></p>\n<p>Engineering</p>\n<p><strong>Hire Type</strong></p>\n<p>Employee</p>\n<p><strong>Job ID</strong></p>\n<p>16991</p>\n<p><strong>Base Salary Range</strong></p>\n<p>$198000-$297000</p>\n<p><strong>Date posted</strong></p>\n<p>04/23/2026</p>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p><strong>You Are:</strong></p>\n<p>You are a visionary technical leader with a passion for solving some of the most complex challenges in SOC and ASIC development. Your career demonstrates a trajectory of technical mastery, from hands-on engineering to mentoring and guiding others. You thrive in high-impact, customer-facing roles where your deep expertise in interface IP, SOC design, and silicon bring-up is essential for client and company success. You are comfortable navigating the entire development cycle, from architectural discussions with chief architects to detailed analysis of silicon anomalies. Your proactive approach ensures you take full ownership of technical issues, driving them to resolution efficiently and collaboratively.</p>\n<p>You are a lifelong learner, eager to master the latest industry standards and process technologies, and you relish the opportunity to share your knowledge through mentorship and advanced technical collateral. Your communication skills are exceptional, allowing you to clearly articulate complex concepts to diverse audiences, whether in a boardroom or a technical review session. You value teamwork, diversity, and inclusion, and you believe innovation is strongest when everyone’s voice is heard. You are driven by the desire to empower customers and colleagues, enabling them to achieve faster, more reliable SOC integration and bring differentiated products to market with confidence.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Act as the technical anchor and lead within the applications engineering team, setting best practices and driving technical excellence.</li>\n<li>Mentor and coach intermediate engineers on SOC methodologies, debug techniques, and industry best practices, fostering a culture of continuous learning.</li>\n<li>Lead customer-facing engagements, architecting and guiding the integration of Synopsys UCIe IP into next-generation SOC designs.</li>\n<li>Provide expert-level guidance on front-end and back-end design challenges including validation, synthesis, DFT/ATE, signal and power integrity, and physical design.</li>\n<li>Lead complex technical debug sessions, resolving critical issues related to design, timing, and power during customer implementation phases.</li>\n<li>Drive the tape-out and silicon bring-up process, analyzing silicon data to correlate pre-silicon models with post-silicon performance and identifying root causes of anomalies.</li>\n<li>Develop and utilize scripts and tools for automated silicon testing and data analysis, increasing efficiency and accuracy in post-silicon validation.</li>\n<li>Create advanced technical collateral, application notes, and training materials to enable customers and internal teams on new products and methodologies.</li>\n<li>Collaborate with internal R&amp;D and design teams to gain early expertise on emerging IP, product features, and process technologies.</li>\n<li>Provide critical, field-driven feedback to influence the architecture and design of future products.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Accelerate customer success by ensuring smooth, reliable integration of Synopsys IP into leading-edge SOC designs.</li>\n<li>Reduce customer risk and time-to-market by proactively identifying and resolving technical challenges throughout the SOC development lifecycle.</li>\n<li>Enable Synopsys to maintain its leadership in interface IP by delivering expert technical support and innovative solutions to our most strategic customers.</li>\n<li>Empower the applications engineering team through mentorship, knowledge sharing, and the establishment of best practices.</li>\n<li>Drive product improvements by channeling field insights and customer feedback into the R&amp;D process.</li>\n<li>Enhance Synopsys’ reputation as a trusted technical partner, strengthening long-term customer relationships and opening new business opportunities.</li>\n<li>Shape the future of silicon IP development by influencing next-generation architectures and methodologies.</li>\n<li>Foster a collaborative, inclusive, and high-performing engineering culture within the team and across Synopsys.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>BSc/MSc in Electrical Engineering or a related field (PhD a plus).</li>\n<li>15+ years of experience in SOC design, implementation, or applications, with multiple successful tape-outs and a comprehensive understanding of associated challenges.</li>\n<li>Hands-on expertise in silicon bring-up, characterization, debug, and correlation of pre- and post-silicon data.</li>\n<li>Strong command of industry-standard interfaces and protocols (e.g., PCIe/CXL, DDR, UCIe, AMBA).</li>\n<li>Experience in customer-facing technical roles and/or mentoring engineering teams.</li>\n<li>Proficiency in scripting languages (Python, Perl, TCL, etc.) for automation and data analysis.</li>\n<li>Familiarity with advanced technology processes (7nm/5nm/3nm), mixed-signal IP, and 2.5D/3D IC packaging is highly desirable.</li>\n<li>Deep knowledge of EDA tools, especially in P&amp;R, Physical Verification, and Signal/Power Integrity domains.</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>A technical leader and mentor with a growth mindset and dedication to continuous learning.</li>\n<li>Excellent communicator, able to convey complex technical information to diverse audiences with clarity.</li>\n<li>Proactive problem-solver who thrives in fast-paced, high-impact environments.</li>\n<li>Collaborative team player who values diversity, equity, and inclusion.</li>\n<li>Customer-focused, with a passion for delivering innovative solutions and exceptional support.</li>\n<li>Resilient, adaptable, and able to manage multiple priorities with composure and integrity.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of:</strong></p>\n<p>You’ll join a world-class Applications Engineering organization at the heart of Synopsys’ Silicon IP business. Our team is dedicated to empowering customers to achieve rapid, risk-free SOC integration and successful product launches. We work closely with R&amp;D, Product, and Design teams, blending deep technical expertise with a collaborative, inclusive culture. Together, we drive innovation, share knowledge, and shape the future of semiconductor technology.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_071d2887-aa0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/ucie-applications-engineering-architect/44408/94349619344","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$198000-$297000","x-skills-required":["SOC design","ASIC development","Interface IP","Silicon bring-up","EDA tools","P&R","Physical Verification","Signal/Power Integrity"],"x-skills-preferred":["Python","Perl","TCL","7nm/5nm/3nm","Mixed-signal IP","2.5D/3D IC packaging"],"datePosted":"2026-04-25T14:04:43.257Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SOC design, ASIC development, Interface IP, Silicon bring-up, EDA tools, P&R, Physical Verification, Signal/Power Integrity, Python, Perl, TCL, 7nm/5nm/3nm, Mixed-signal IP, 2.5D/3D IC packaging","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":198000,"maxValue":297000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a344d75f-b8c"},"title":"Staff Embedded Controls Engineer, Body Controls","description":"<p>We are seeking a highly skilled and experienced Embedded Controls Software Engineer to join our team. The ideal candidate will have a strong background in embedded development supporting complex, distributed, safety-critical embedded systems. Has hands-on experience developing drivers and controlling actuators for low-voltage motors and lighting control.</p>\n<p>Body systems span a diverse range of critical customer-facing attributes, hardware, and software. The team is responsible for controls of seats, tailgate, windows, latches, wipers, mirrors, various sensing systems, interior and exterior lighting, and control of other small motors in the vehicle domains. We work very closely with the interiors team, exteriors teams, low voltage electrical architects, and UI/UX team to deliver the best end-to-end user experience.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Create control/estimation algorithms for various body control features like window control, closure system, and lighting.</li>\n<li>Lead the design and integration of various body controls hardware components on electrical test assets such as benches, bucks, labcars, and vehicles.</li>\n<li>Collaborate with software integration teams to bring up core functions and broadcast software level requirements to electrical hardware and systems teams.</li>\n<li>Understand functional safety principles and participate in functional safety analyses of complex vehicle subsystems.</li>\n<li>Develop comprehensive test plans and perform thorough testing to validate firmware functionality, stability, and performance under various conditions, including low power modes.</li>\n<li>Spearhead body controls feature development, working cross-functionally with hardware, software, architecture, and many other teams to author feature boundary diagrams and validation strategies.</li>\n<li>Author subsystem block diagrams and lead subsystem reviews through all vehicle program development phases</li>\n<li>Early phases of firmware development will focus on hardware validation, labcar testing, and setting up the automation framework for unit, SIL and HIL testing.</li>\n</ul>\n<p>Qualifications:</p>\n<ul>\n<li>Master’s degree in electrical engineering, mechanical engineering, or computer science, with evidence of exceptional ability, or equivalent experience.</li>\n<li>7+ years of experience on electrical hardware applications, prototype bring-up, and systems development.</li>\n<li>7+ years of experience with vehicle network protocols such as CAN, LIN &amp; Automotive Ethernet.</li>\n<li>Strong EE fundamentals and hands-on experience with electrical test equipment (oscilloscopes, DMMs, signal generators, power supplies, etc.).</li>\n<li>7+ years of experience using embedded networking interface tools for automotive, aerospace, or similar field.</li>\n<li>Experience and working knowledge of systems development, vehicle architecture, battery technologies, software/hardware tool development, motor calibration technologies, OBD calibration, functional safety, network, and diagnostics process.</li>\n<li>Experience with creating and executing component-level test procedures and owning all test results.</li>\n</ul>\n<p>Even better, you may have:</p>\n<ul>\n<li>Highly collaborative mindset and strong communication skills.</li>\n<li>Experience in driver development and RTOS integration.</li>\n<li>Experience with software build tools like Bazel, Scons, Cmake etc.</li>\n<li>Experience with fundamental hardware components on PCB and their analysis tools.</li>\n<li>Ability to write testing scripts for using scripting languages (Python).</li>\n<li>Fluent in software fundamentals including software design and maintainability.</li>\n<li>Hands-on experience in hardware bring-up, system debugging, and code optimization.</li>\n<li>Knowledge of electrical engineering fundamentals including circuit analysis and design.</li>\n</ul>\n<p>You may not check every box, or your experience may look a little different from what we’ve outlined, but if you think you can bring value to Ford Motor Company, we encourage you to apply!</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a344d75f-b8c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://www.ford.com/","logo":"https://logos.yubhub.co/ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/61577","x-work-arrangement":"hybrid","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"$129,600-244,680","x-skills-required":["Embedded Controls Software Engineer","Embedded Development","CAN","LIN","Automotive Ethernet","Electrical Test Equipment","Oscilloscopes","DMMs","Signal Generators","Power Supplies","Embedded Networking Interface Tools","Systems Development","Vehicle Architecture","Battery Technologies","Software/Hardware Tool Development","Motor Calibration Technologies","OBD Calibration","Functional Safety","Network","Diagnostics Process"],"x-skills-preferred":["Driver Development","RTOS Integration","Bazel","Scons","Cmake","Fundamental Hardware Components","PCB Analysis Tools","Python","Software Design","Maintainability","Hardware Bring-Up","System Debugging","Code Optimization","Electrical Engineering Fundamentals","Circuit Analysis","Design"],"datePosted":"2026-04-25T12:14:54.511Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Palo Alto"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Embedded Controls Software Engineer, Embedded Development, CAN, LIN, Automotive Ethernet, Electrical Test Equipment, Oscilloscopes, DMMs, Signal Generators, Power Supplies, Embedded Networking Interface Tools, Systems Development, Vehicle Architecture, Battery Technologies, Software/Hardware Tool Development, Motor Calibration Technologies, OBD Calibration, Functional Safety, Network, Diagnostics Process, Driver Development, RTOS Integration, Bazel, Scons, Cmake, Fundamental Hardware Components, PCB Analysis Tools, Python, Software Design, Maintainability, Hardware Bring-Up, System Debugging, Code Optimization, Electrical Engineering Fundamentals, Circuit Analysis, Design","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":129600,"maxValue":244680,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8fc3491c-82b"},"title":"EECAE and WCCA Engineer","description":"<p>We made history and now we work to transform the future – for our customers, our communities and our families. You&#39;ll see your work on the road every day, helping people move freely and pursue their dreams. At Ford, you can build more than vehicles. Come build what matters.</p>\n<p>In this position, you will perform CAE analysis and review digital twins. You will analyze and identify critical hardware components affecting circuit performance, including electrical characteristics, tolerances, environmental factors, and system-level interactions, while contributing to Product Development efforts that apply design thinking and user experience methods.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Perform CAE analysis by creating and validating component models in Saber or other simulation tools.</li>\n<li>Perform WCCA for products utilizing engineering principles. Apply best practices, lessons learned, and innovative design techniques to achieve a reliable product at a competitive cost.</li>\n<li>Review circuit schematics and PCB layout implementation using industry-standard tools.</li>\n<li>Strive to simplify the design, make it easy to manufacture, mistake-proof, attempt to anticipate areas of large variation, and attempt to maximize design robustness.</li>\n<li>Perform tolerance stack-up/ worst-case circuit analyses (Extreme Value, RMS, or Monte Carlo as required).</li>\n<li>Capture and codify WCCA lessons learned.</li>\n<li>Perform power integrity (PDN, IR drop) and signal integrity analysis as required.</li>\n<li>Generate professional reports and make changes as necessary based on findings.</li>\n<li>Confer with other engineering team and cross-functional team members on a frequent basis to ensure all aspects of the design are coming together seamlessly.</li>\n<li>Participate in technical design reviews to ensure compliance to design requirements.</li>\n<li>Define stress test routines required to validate functional sections.</li>\n<li>Document failure modes and feedback to improve design requirements.</li>\n<li>Lead the resolution of functional abnormalities observed in module designs.</li>\n<li>Ensure Ford and industry lessons learned are documented in the associated quality history.</li>\n</ul>\n<p>Qualifications:</p>\n<ul>\n<li>Bachelor&#39;s degree in electrical engineering, computer engineering, or related field of study.</li>\n<li>Experience in electronic circuit disciplines and processes.</li>\n<li>Experience with circuit analysis software tools, e.g., Mathcad, and simulation tools: Spice, Saber, etc.</li>\n<li>Experience with vehicle communication protocols CAN, LIN, Automotive Ethernet.</li>\n<li>Familiarity with microprocessors, solid-state memory, cameras, displays, and sensors.</li>\n<li>Working knowledge of industry-standard interfaces (e.g., I2C, SPI, Ethernet, LVDS, DDR, PCI, I2S, A2B, etc.).</li>\n<li>Experience working with test equipment (e.g., programmable power supplies, DMMs, oscilloscopes, logic and network analyzers, temperature chambers, etc.).</li>\n<li>Proficiency in simulation tools for signal integrity and power management circuitry.</li>\n<li>Familiarity with automotive reliability requirements and component selection for automotive electronics.</li>\n<li>Familiarity with automotive EMC requirements and good design practices for EMC robust design.</li>\n<li>Ability to communicate effectively with business users and engineering professionals.</li>\n</ul>\n<p>Benefits:</p>\n<ul>\n<li>Immediate medical, dental, vision, and prescription drug coverage.</li>\n<li>Flexible family care days, paid parental leave, new parent ramp-up programs, subsidized back-up child care, and more.</li>\n<li>Family building benefits, including adoption and surrogacy expense reimbursement, fertility treatments, and more.</li>\n<li>Vehicle discount program for employees and family members and management leases.</li>\n<li>Tuition assistance.</li>\n<li>Established and active employee resource groups.</li>\n<li>Paid time off for individual and team community service.</li>\n<li>A generous schedule of paid holidays, including the week between Christmas and New Year&#39;s Day.</li>\n<li>Paid time off and the option to purchase additional vacation time.</li>\n</ul>\n<p>Salary:</p>\n<p>This position is a salary grade 8 and ranges from $96,720 to $162,120.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_8fc3491c-82b","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://www.ford.com/","logo":"https://logos.yubhub.co/ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/60471","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$96,720-$162,120","x-skills-required":["CAE analysis","WCCA","Saber","Spice","Mathcad","CAN","LIN","Automotive Ethernet","microprocessors","solid-state memory","cameras","displays","sensors","I2C","SPI","Ethernet","LVDS","DDR","PCI","I2S","A2B","test equipment","signal integrity","power management circuitry","automotive reliability","component selection","automotive EMC","good design practices"],"x-skills-preferred":[],"datePosted":"2026-04-25T12:14:05.696Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dearborn"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"CAE analysis, WCCA, Saber, Spice, Mathcad, CAN, LIN, Automotive Ethernet, microprocessors, solid-state memory, cameras, displays, sensors, I2C, SPI, Ethernet, LVDS, DDR, PCI, I2S, A2B, test equipment, signal integrity, power management circuitry, automotive reliability, component selection, automotive EMC, good design practices","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":96720,"maxValue":162120,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_f49764aa-fc3"},"title":"Embedded Controls Engineer, Body Controls","description":"<p>We&#39;re seeking an Embedded Controls Engineer, Body Controls to join our team in Palo Alto, CA. As an Embedded Controls Engineer, you will be responsible for designing and developing control and estimation algorithms for various body control features. You will also lead the design and integration of various body controls hardware components on electrical test assets.</p>\n<p>Your responsibilities will include:</p>\n<ul>\n<li>Creating control/estimation algorithms for various body control features like window control, closure system, and lighting.</li>\n<li>Leading the design and integration of various body controls hardware components on electrical test assets such as benches, bucks, labcars, and vehicles.</li>\n<li>Collaborating with software integration teams to bring up core functions and broadcast software level requirements to electrical hardware and systems teams.</li>\n<li>Understanding functional safety principles and participating in functional safety analyses of complex vehicle subsystems.</li>\n<li>Developing comprehensive test plans and performing thorough testing to validate firmware functionality, stability, and performance under various conditions, including low power modes.</li>\n<li>Spearheading body controls feature development, working cross-functionally with hardware, software, architecture, and many other teams to author feature boundary diagrams and validation strategies.</li>\n<li>Authoring subsystem block diagrams and leading subsystem reviews through all vehicle program development phases</li>\n</ul>\n<p>You will have:</p>\n<ul>\n<li>A Master&#39;s degree in Electrical Engineering, Mechanical Engineering, or Computer Science, with evidence of exceptional ability, or equivalent experience.</li>\n<li>7+ years of experience on electrical hardware applications, prototype bring-up, and systems development.</li>\n<li>7+ years of experience with Vehicle Network Protocols such as CAN, LIN &amp; Automotive Ethernet</li>\n<li>Strong EE fundamentals and hands-on experience with electrical test equipment (oscilloscopes, DMMs, signal generators, power supplies, etc.)</li>\n<li>7+ years of experience using embedded networking interface tools for automotive, aerospace, or similar field.</li>\n<li>Experience and working knowledge of systems development, vehicle architecture, battery technologies, software/hardware tool development, motor calibration technologies, OBD calibration, functional safety, network, and diagnostics process</li>\n</ul>\n<p>Even better, you may have:</p>\n<ul>\n<li>Highly collaborative mindset and strong communication skills</li>\n<li>Experience in driver development and RTOS integration.</li>\n<li>Experience with software build tools like Bazel, Scons, Cmake etc.</li>\n<li>Experience with fundamental hardware components on PCB and their analysis tools.</li>\n<li>Ability to write testing scripts for using scripting languages (Python)</li>\n<li>Fluent in software fundamentals including software design and maintainability.</li>\n<li>Hands-on experience in hardware bring-up, system debugging, and code optimization.</li>\n<li>Knowledge of electrical engineering fundamentals including circuit analysis and design</li>\n</ul>\n<p>As an established global company, we offer the benefit of choice. You can choose what your Ford future will look like: will your story span the globe, or keep you close to home? Will your career be a deep dive into what you love, or a series of new teams and new skills? Will you be a leader, a changemaker, a technical expert, a culture builder…or all of the above? No matter what you choose, we offer a work life that works for you, including:</p>\n<ul>\n<li>Immediate medical, dental, vision and prescription drug coverage</li>\n<li>Flexible family care days, paid parental leave, new parent ramp-up programs, subsidized back-up child care and more</li>\n<li>Family building benefits including adoption and surrogacy expense reimbursement, fertility treatments, and more</li>\n<li>Vehicle discount program for employees and family members and management leases</li>\n<li>Tuition assistance</li>\n<li>Established and active employee resource groups</li>\n<li>Paid time off for individual and team community service</li>\n<li>A generous schedule of paid holidays, including the week between Christmas and New Year’s Day</li>\n<li>Paid time off and the option to purchase additional vacation time.</li>\n</ul>\n<p>This position is a salary grade 7.</p>\n<p>For more information on salary and benefits, click here: https://fordcareers.co/gsrSP4</p>\n<p>Visa sponsorship is available for this position.</p>\n<p>Candidates for positions with Ford Motor Company must be legally authorized to work in the United States. Verification of employment eligibility will be required at the time of hire.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_f49764aa-fc3","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://www.ford.com/","logo":"https://logos.yubhub.co/ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/61168","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Vehicle Network Protocols","CAN","LIN","Automotive Ethernet","Electrical Test Equipment","Oscilloscopes","DMMs","Signal Generators","Power Supplies","Embedded Networking Interface Tools","Systems Development","Vehicle Architecture","Battery Technologies","Software/Hardware Tool Development","Motor Calibration Technologies","OBD Calibration","Functional Safety","Network","Diagnostics Process"],"x-skills-preferred":["Driver Development","RTOS Integration","Software Build Tools","Bazel","Scons","Cmake","Fundamental Hardware Components","PCB Analysis Tools","Scripting Languages","Python","Software Fundamentals","Software Design","Maintainability","Hardware Bring-Up","System Debugging","Code Optimization","Electrical Engineering Fundamentals","Circuit Analysis","Design"],"datePosted":"2026-04-25T12:13:53.323Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Palo Alto"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Vehicle Network Protocols, CAN, LIN, Automotive Ethernet, Electrical Test Equipment, Oscilloscopes, DMMs, Signal Generators, Power Supplies, Embedded Networking Interface Tools, Systems Development, Vehicle Architecture, Battery Technologies, Software/Hardware Tool Development, Motor Calibration Technologies, OBD Calibration, Functional Safety, Network, Diagnostics Process, Driver Development, RTOS Integration, Software Build Tools, Bazel, Scons, Cmake, Fundamental Hardware Components, PCB Analysis Tools, Scripting Languages, Python, Software Fundamentals, Software Design, Maintainability, Hardware Bring-Up, System Debugging, Code Optimization, Electrical Engineering Fundamentals, Circuit Analysis, Design"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_425879ac-e39"},"title":"Vehicle Controls Communications Stack Software Engineer","description":"<p>Ford is seeking a highly skilled Embedded Software Engineer to join our Vehicle Controls team. In this role, you will be the subject matter expert for the communication stack, ensuring seamless data exchange across vehicle networks.</p>\n<p>As a key member of our agile, technically expert engineering team, you will lead the configuration and integration of the Basic Software (BSW) Communication Stack using Vector tools such as DaVinci Configurator. You will develop embedded C software for communication interfaces, including CAN, CAN-FD, LIN, and Cybersecurity, ensuring high-performance and reliable data transmission.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Architect &amp; Configure: Lead the configuration and integration of the Basic Software (BSW) Communication Stack using Vector tools such as DaVinci Configurator.</li>\n<li>Software Development: Develop embedded C software for communication interfaces, including CAN, CAN-FD, LIN, and Cybersecurity, ensuring high-performance and reliable data transmission.</li>\n<li>Lifecycle Management: Manage communication stack software change requests, including planning and version control, participating in broad forums from team-level code reviews to management&#39;s change control boards, maintaining tests and documentation for specifications.</li>\n<li>Validation &amp; Troubleshooting: Perform routine design verification along with advanced validation, debugging, and root-cause analysis of complex communication and timing issues using Vector CANAlyzer, CANoe, and Lauterbach Trace32.</li>\n<li>Cross-Functional Collaboration: Work with network architects and feature engineers to define signal interfaces and ensure powertrain requirements are accurately reflected in databases and embedded software implementation.</li>\n<li>Automation &amp; Scripting: Design and maintain scripts and tools to automate the generation, validation, and testing of communication artifacts (ARXML, DBC, etc.) and build processes.</li>\n<li>Continuous Integration: Support the development of automated CI/CD pipelines for communication software, ensuring rapid and high-quality software releases.</li>\n</ul>\n<p>We offer a competitive salary range of $84,480-$162,120, depending on skills and experience. This position is a salary grade 7 to 8.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_425879ac-e39","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://www.ford.com/","logo":"https://logos.yubhub.co/ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/60395","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$84,480-$162,120","x-skills-required":["Embedded Software Development","C Programming","AUTOSAR BSW Configuration","Vector Tools","CAN, CAN-FD, LIN, and Cybersecurity","Communication Interfaces","High-Performance and Reliable Data Transmission","Lifecycle Management","Version Control","Code Reviews","Change Control Boards","Testing and Documentation","Validation and Troubleshooting","Debugging and Root-Cause Analysis","Vector CANAlyzer","CANoe","Lauterbach Trace32","Cross-Functional Collaboration","Network Architects","Feature Engineers","Signal Interfaces","Powertrain Requirements","Databases","Embedded Software Implementation","Automation and Scripting","Script Development","Tool Maintenance","Build Processes","Continuous Integration","CI/CD Pipelines","Communication Software","Rapid and High-Quality Software Releases"],"x-skills-preferred":[],"datePosted":"2026-04-25T12:12:42.031Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dearborn"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Embedded Software Development, C Programming, AUTOSAR BSW Configuration, Vector Tools, CAN, CAN-FD, LIN, and Cybersecurity, Communication Interfaces, High-Performance and Reliable Data Transmission, Lifecycle Management, Version Control, Code Reviews, Change Control Boards, Testing and Documentation, Validation and Troubleshooting, Debugging and Root-Cause Analysis, Vector CANAlyzer, CANoe, Lauterbach Trace32, Cross-Functional Collaboration, Network Architects, Feature Engineers, Signal Interfaces, Powertrain Requirements, Databases, Embedded Software Implementation, Automation and Scripting, Script Development, Tool Maintenance, Build Processes, Continuous Integration, CI/CD Pipelines, Communication Software, Rapid and High-Quality Software Releases","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":84480,"maxValue":162120,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_58b2c5df-fb4"},"title":"Embedded Software Validation Engineer","description":"<p>In this position, you will be responsible for designing, developing, maintaining, and scaling automated tests for our embedded software products, to ultimately validate functional and non-functional requirements. As an Embedded Software Validation Engineer, you will also be responsible for designing and bringing up test benches to launch Ford software on production-intent hardware, on which you will author and execute automated tests. These tests will validate software features across various domains, including network communication, IoT and connectivity, multimedia, UI, and low-voltage power distribution.</p>\n<p>Your expertise in embedded systems and automotive industry knowledge will help ensure the quality and reliability of our software solutions. You will collaborate with cross-functional teams to review requirements for completeness and testability, analyze and provide feedback on system architecture, build, review, and expand infrastructure needed to simulate automotive behaviors and automate tests, derive test scenarios from requirements, use cases, and analysis of system design, develop and test in tandem with developers, troubleshoot and resolve bugs, and raise the standard for high-quality software and functionality through iteration and automation.</p>\n<p>You will participate in code reviews and provide feedback on testability and maintainability. You will contribute to the continuous improvement of testing processes, methodologies, and best practices.</p>\n<p>You will have a bachelor&#39;s degree in Electrical/Mechatronics Engineering, Computer Science, or a related field or relevant experience. You will have a minimum of 5 years of experience in software testing, preferably with embedded systems in the automotive industry. You will have strong programming skills in Python, Rust, or other relevant languages used in embedded software development and verification. You will have experience writing automated tests in test frameworks such as Pytest, Slash, Robot Framework, or similar. You will have strong experience debugging embedded systems at a module and/or system level, and the ability to triage nightly regression failures. You will have experience with software testing tools, frameworks, and methodologies (e.g., requirements-driven test development, unit testing, integration testing, system testing, automated testing).</p>\n<p>Even better, you may have proficiency in C/C++, or other relevant embedded software development languages. You may have experience with automotive diagnostic tools and testing environments. You may have knowledge of automotive communication protocols (e.g., CAN/CAN-FD, Ethernet (MQTT, GRPC, DDS, etc), LIN, etc.). You may have working knowledge of IDLs such as DBC, LDF, ARXML, and work with internally IDLs and frameworks. You may have familiarity with hardware-in-the-loop (HIL) and software-in-the-loop (SIL) testing on Linux-based environments. You may have experience testing Android and/or iOS devices. You may have experience with automotive standards and regulations such as ISO 26262. You may have knowledge of sensing and measurement principles, including analog and digital sensors, signal conditioning, and data acquisition techniques. You may have experience with electrical wiring, circuit building, and troubleshooting, with the ability to read and create basic electrical schematics. You may have familiarity with continuous integration and continuous delivery (CI/CD) practices.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_58b2c5df-fb4","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://corporate.ford.com/","logo":"https://logos.yubhub.co/corporate.ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/58873","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Python","Rust","Pytest","Slash","Robot Framework","C/C++","CAN/CAN-FD","Ethernet","LIN","DBC","LDF","ARXML","HIL","SIL","ISO 26262","Analog and digital sensors","Signal conditioning","Data acquisition techniques","Electrical wiring","Circuit building","Troubleshooting"],"x-skills-preferred":[],"datePosted":"2026-04-25T12:11:49.594Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Palo Alto"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Python, Rust, Pytest, Slash, Robot Framework, C/C++, CAN/CAN-FD, Ethernet, LIN, DBC, LDF, ARXML, HIL, SIL, ISO 26262, Analog and digital sensors, Signal conditioning, Data acquisition techniques, Electrical wiring, Circuit building, Troubleshooting"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8b7c781f-9f0"},"title":"Senior Embedded Controls Engineer, Body Controls","description":"<p>We are the movers of the world and the makers of the future. At Ford, we&#39;re all a part of something bigger than ourselves. Are you ready to change the way the world moves?</p>\n<p>Ford&#39;s Electric Vehicles, Digital and Design (EVDD) team is charged with delivering the company&#39;s vision of a fully electric transportation future. EVDD is customer-obsessed, entrepreneurial, and data-driven and is dedicated to delivering industry-leading customer experience for electric vehicle buyers and owners.</p>\n<p>You&#39;ll join an agile team of doers pioneering our EV future by working collaboratively, staying focused on only what matters, and delivering excellence day in and day out. Join us to make positive change by helping build a better world where every person is free to move and pursue their dreams.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Create control/estimation algorithms for various body control features like window control, closure system, and lighting.</li>\n<li>Lead the design and integration of various body controls hardware components on electrical test assets such as benches, bucks, labcars, and vehicles.</li>\n<li>Collaborate with software integration teams to bring up core functions and broadcast software level requirements to electrical hardware and systems teams.</li>\n<li>Understand functional safety principles and participate in functional safety analyses of complex vehicle subsystems.</li>\n<li>Develop comprehensive test plans and perform thorough testing to validate firmware functionality, stability, and performance under various conditions, including low power modes.</li>\n<li>Spearhead body controls feature development, working cross-functionally with hardware, software, architecture, and many other teams to author feature boundary diagrams and validation strategies.</li>\n<li>Author subsystem block diagrams and lead subsystem reviews through all vehicle program development phases</li>\n<li>Early phases of firmware development will focus on hardware validation, labcar testing, and setting up the automation framework for unit, SIL and HIL testing.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_8b7c781f-9f0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://www.ford.com/","logo":"https://logos.yubhub.co/ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/57979","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Master's degree in electrical engineering, Mechanical Engineering, or Computer Science","7+ years of experience on electrical hardware applications, prototype bring-up, and systems development","7+ years of experience with Vehicle Network Protocols such as CAN, LIN & Automotive Ethernet","Strong EE fundamentals and hands-on experience with electrical test equipment (oscilloscopes, DMMs, signal generators, power supplies, etc.)","7+ years of experience using embedded networking interface tools for automotive, aerospace, or similar field","Experience and working knowledge of systems development, vehicle architecture, battery technologies, software/hardware tool development, motor calibration technologies, OBD calibration, functional safety, network, and diagnostics process"],"x-skills-preferred":["Highly collaborative mindset and strong communication skills","Experience in driver development and RTOS integration","Experience with software build tools like Bazel, Scons, Cmake etc.","Experience with fundamental hardware components on PCB and their analysis tools","Ability to write testing scripts for using scripting languages (Python)","Fluent in software fundamentals including software design and maintainability","Hands-on experience in hardware bring-up, system debugging, and code optimization","Knowledge of electrical engineering fundamentals including circuit analysis and design"],"datePosted":"2026-04-25T12:11:27.083Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Palo Alto"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Master's degree in electrical engineering, Mechanical Engineering, or Computer Science, 7+ years of experience on electrical hardware applications, prototype bring-up, and systems development, 7+ years of experience with Vehicle Network Protocols such as CAN, LIN & Automotive Ethernet, Strong EE fundamentals and hands-on experience with electrical test equipment (oscilloscopes, DMMs, signal generators, power supplies, etc.), 7+ years of experience using embedded networking interface tools for automotive, aerospace, or similar field, Experience and working knowledge of systems development, vehicle architecture, battery technologies, software/hardware tool development, motor calibration technologies, OBD calibration, functional safety, network, and diagnostics process, Highly collaborative mindset and strong communication skills, Experience in driver development and RTOS integration, Experience with software build tools like Bazel, Scons, Cmake etc., Experience with fundamental hardware components on PCB and their analysis tools, Ability to write testing scripts for using scripting languages (Python), Fluent in software fundamentals including software design and maintainability, Hands-on experience in hardware bring-up, system debugging, and code optimization, Knowledge of electrical engineering fundamentals including circuit analysis and design"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7da61b8b-4af"},"title":"Amplifier Core Product Development Engineer","description":"<p>In-vehicle audio systems are crucial to the customer&#39;s experience in Ford&#39;s vehicles as the company transitions from manufacturing vehicles to producing vehicles for the delivery of digital experiences and brand-enhancing services. This position plays a vital role in that transition and in developing and delivering class-leading in-vehicle audio features, services, and customer experiences.</p>\n<p>This role is a key member of the team developing, integrating, and testing automotive audio amplifiers for current and future vehicles.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Play a key role in the technical specification, design, development, and validation of high-performance automotive audio amplifiers, ensuring best-in-class performance from concept through production.</li>\n<li>Work closely with internal and external stakeholders, including hardware engineers, software developers, and suppliers, to integrate audio amplifiers solutions seamlessly into vehicle systems.</li>\n<li>Play a key role in the integration of audio amplifiers with other vehicle systems, ensuring compatibility and optimal performance.</li>\n<li>Develop and conduct rigorous testing and validation procedures to ensure the audio amplifier meets all performance and operational standards.</li>\n<li>Manage documentation related to audio amplifier development, including system specifications, standards, testing protocols, and validation results, within Ford systems.</li>\n<li>Act as an in-house technical expert for automotive audio amplifier technologies, providing support for troubleshooting, program delivery, and continuous improvement initiatives.</li>\n<li>Stay abreast of the latest advancements in audio and amplifier technologies, automotive audio trends, and software development techniques to drive innovation and maintain a competitive edge.</li>\n</ul>\n<p>Qualifications:</p>\n<ul>\n<li>Bachelor&#39;s degree in Electrical/Electronic Engineering, Computer Science, Software Engineering, or a related field.</li>\n<li>3+ years experience in the development, implementation, and maintenance of automotive audio amplifiers.</li>\n<li>3+ years experience with product development methodologies, including Agile, and development tools like Jira and Confluence.</li>\n<li>3+ years experience in integrating amplifiers into vehicle systems including knowledge of automotive communication protocols such as CAN and A2B and associated tools (e.g. CANoe).</li>\n<li>3+ years experience using simulation and analysis tools for amplifier development and evaluation including Python, with a solid understanding of audio signal processing and acoustic measurement techniques.</li>\n</ul>\n<p>Experience Level: mid Employment Type: full-time Workplace Type: hybrid Category: Engineering Industry: Automotive Salary Range: $84,480-$150,000 Salary Min: 84980 Salary Max: 150000 Salary Currency: USD Salary Period: year Required Skills: [&quot;Electrical/Electronic Engineering&quot;, &quot;Computer Science&quot;, &quot;Software Engineering&quot;, &quot;Audio Signal Processing&quot;, &quot;Acoustic Measurement Techniques&quot;, &quot;Python&quot;, &quot;Jira&quot;, &quot;Confluence&quot;, &quot;Agile&quot;, &quot;CAN&quot;, &quot;A2B&quot;, &quot;CANoe&quot;] Preferred Skills: []</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7da61b8b-4af","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://www.ford.com/","logo":"https://logos.yubhub.co/ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/59228","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$84,480-$150,000","x-skills-required":["Electrical/Electronic Engineering","Computer Science","Software Engineering","Audio Signal Processing","Acoustic Measurement Techniques","Python","Jira","Confluence","Agile","CAN","A2B","CANoe"],"x-skills-preferred":[],"datePosted":"2026-04-25T12:11:12.233Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dearborn"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Electrical/Electronic Engineering, Computer Science, Software Engineering, Audio Signal Processing, Acoustic Measurement Techniques, Python, Jira, Confluence, Agile, CAN, A2B, CANoe","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":84480,"maxValue":150000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a6cfb5ba-574"},"title":"Senior Director, Head of Scaled Sales","description":"<p>Dropbox is seeking a Senior Director, Head of Scaled Sales to build and lead our sales-assisted growth motion from the ground up.</p>\n<p>This is a foundational leadership role for an entrepreneurial builder who is energized by creating a new motion from 0 to 100 and pairing product-led growth with the right sales touch to accelerate conversion, expansion, and efficiency.</p>\n<p>The right candidate will bring a strong operator mindset, deep fluency in PLG and hybrid GTM models, and a clear point of view on how to balance AI and human judgment to improve outcomes at scale.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Build a self-serve segmentation model that identifies the right customers for the right sales motion, maximizing cost efficiency, conversion, and speed through the funnel.</li>\n</ul>\n<ul>\n<li>Design and implement a highly efficient coverage model that introduces sales engagement at the optimal point in the customer journey.</li>\n</ul>\n<ul>\n<li>Partner closely with data science and sales analytics to develop and operationalize a data-driven targeting strategy.</li>\n</ul>\n<ul>\n<li>Work cross-functionally with marketing to deliver targeted campaigns to the right customers at the right time with the right message, improving take rates and product expansion.</li>\n</ul>\n<ul>\n<li>Define how AI should be deployed across the scaled sales motion to improve productivity and business outcomes, while making sound decisions about where human engagement adds the most value.</li>\n</ul>\n<ul>\n<li>Build and run a strong experimentation framework that enables rapid testing, learning, and iteration across segmentation, outreach, coverage, and conversion strategies.</li>\n</ul>\n<ul>\n<li>Establish clear operating rhythms, performance metrics, and diagnostic frameworks to understand business drivers and inform resourcing and investment decisions.</li>\n</ul>\n<ul>\n<li>Lead execution with a strong bias for action, using data to continuously improve funnel performance and scale a repeatable sales-assisted PLG motion.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>12+ years of experience in SaaS sales, revenue strategy, growth, or go-to-market leadership, including experience in scaled, high-velocity, or hybrid PLG and sales-assisted environments.</li>\n</ul>\n<ul>\n<li>Proven track record designing or scaling segmentation, coverage, or targeting models that improved conversion, efficiency, or expansion outcomes.</li>\n</ul>\n<ul>\n<li>Experience partnering closely with analytics, data science, marketing, and sales operations teams to translate insights into GTM execution.</li>\n</ul>\n<ul>\n<li>Strong analytical fluency with the ability to define success metrics, inspect performance, identify root causes, and make data-driven decisions.</li>\n</ul>\n<ul>\n<li>Demonstrated success building new programs, motions, or teams from the ground up in ambiguous, fast-changing environments.</li>\n</ul>\n<ul>\n<li>Experience designing and evaluating experimentation frameworks to test GTM hypotheses and improve business performance over time.</li>\n</ul>\n<ul>\n<li>Strong executive communication and cross-functional influence skills, with the ability to align stakeholders around new ways of working.</li>\n</ul>\n<p>Preferred Qualifications:</p>\n<ul>\n<li>Experience building or leading a PLG-assist or sales-assisted growth motion in a multi-product SaaS company.</li>\n</ul>\n<ul>\n<li>Experience applying AI or automation to improve sales productivity, targeting precision, or customer engagement outcomes.</li>\n</ul>\n<ul>\n<li>Background in both strategy and execution, with comfort moving between high-level GTM design and hands-on operational problem solving.</li>\n</ul>\n<ul>\n<li>Familiarity with customer lifecycle marketing, product signals, and expansion motions within self-serve or managed funnels.</li>\n</ul>\n<ul>\n<li>Experience in environments undergoing GTM transformation, including introducing new motions, redefining ownership boundaries, or building new operating models.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a6cfb5ba-574","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Dropbox","sameAs":"https://www.dropbox.com/","logo":"https://logos.yubhub.co/dropbox.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/dropbox/jobs/7848539","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SaaS sales","Revenue strategy","Growth","Go-to-market leadership","Segmentation","Coverage","Targeting models","Analytics","Data science","Marketing","Sales operations","Experimentation frameworks","AI","Automation","Customer engagement outcomes"],"x-skills-preferred":["PLG-assist","Sales-assisted growth motion","Multi-product SaaS company","Customer lifecycle marketing","Product signals","Expansion motions"],"datePosted":"2026-04-25T12:10:33.489Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Remote - Canada: Select locations"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Sales","industry":"Technology","skills":"SaaS sales, Revenue strategy, Growth, Go-to-market leadership, Segmentation, Coverage, Targeting models, Analytics, Data science, Marketing, Sales operations, Experimentation frameworks, AI, Automation, Customer engagement outcomes, PLG-assist, Sales-assisted growth motion, Multi-product SaaS company, Customer lifecycle marketing, Product signals, Expansion motions"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8282041d-2fe"},"title":"Senior Director, Head of Scaled Sales","description":"<p>Dropbox is seeking a Senior Director, Head of Scaled Sales to build and lead our sales-assisted growth motion from the ground up. This is a foundational leadership role for an entrepreneurial builder who is energized by creating a new motion from 0 to 100 and pairing product-led growth with the right sales touch to accelerate conversion, expansion, and efficiency.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Building a self-serve segmentation model that identifies the right customers for the right sales motion, maximizing cost efficiency, conversion, and speed through the funnel.</li>\n<li>Designing and implementing a highly efficient coverage model that introduces sales engagement at the optimal point in the customer journey.</li>\n<li>Partnering closely with data science and sales analytics to develop and operationalize a data-driven targeting strategy.</li>\n<li>Working cross-functionally with marketing to deliver targeted campaigns to the right customers at the right time with the right message, improving take rates and product expansion.</li>\n<li>Defining how AI should be deployed across the scaled sales motion to improve productivity and business outcomes, while making sound decisions about where human engagement adds the most value.</li>\n<li>Building and running a strong experimentation framework that enables rapid testing, learning, and iteration across segmentation, outreach, coverage, and conversion strategies.</li>\n<li>Establishing clear operating rhythms, performance metrics, and diagnostic frameworks to understand business drivers and inform resourcing and investment decisions.</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>12+ years of experience in SaaS sales, revenue strategy, growth, or go-to-market leadership, including experience in scaled, high-velocity, or hybrid PLG and sales-assisted environments.</li>\n<li>Proven track record designing or scaling segmentation, coverage, or targeting models that improved conversion, efficiency, or expansion outcomes.</li>\n<li>Experience partnering closely with analytics, data science, marketing, and sales operations teams to translate insights into GTM execution.</li>\n<li>Strong analytical fluency with the ability to define success metrics, inspect performance, identify root causes, and make data-driven decisions.</li>\n<li>Demonstrated success building new programs, motions, or teams from the ground up in ambiguous, fast-changing environments.</li>\n<li>Experience designing and evaluating experimentation frameworks to test GTM hypotheses and improve business performance over time.</li>\n<li>Strong executive communication and cross-functional influence skills, with the ability to align stakeholders around new ways of working.</li>\n</ul>\n<p>Preferred qualifications include:</p>\n<ul>\n<li>Experience building or leading a PLG-assist or sales-assisted growth motion in a multi-product SaaS company.</li>\n<li>Experience applying AI or automation to improve sales productivity, targeting precision, or customer engagement outcomes.</li>\n<li>Background in both strategy and execution, with comfort moving between high-level GTM design and hands-on operational problem solving.</li>\n<li>Familiarity with customer lifecycle marketing, product signals, and expansion motions within self-serve or managed funnels.</li>\n<li>Experience in environments undergoing GTM transformation, including introducing new motions, redefining ownership boundaries, or building new operating models.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_8282041d-2fe","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Dropbox","sameAs":"https://www.dropbox.com","logo":"https://logos.yubhub.co/dropbox.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/dropbox/jobs/7848536","x-work-arrangement":"remote","x-experience-level":"executive","x-job-type":"full-time","x-salary-range":"US Zone 2 $251,700-$340,500 USD","x-skills-required":["SaaS sales","Revenue strategy","Growth","Go-to-market leadership","Segmentation","Coverage","Targeting models","Analytics","Data science","Marketing","Sales operations","Experimentation frameworks","AI","Automation","Customer engagement outcomes"],"x-skills-preferred":["PLG-assist","Sales-assisted growth motion","Multi-product SaaS company","Customer lifecycle marketing","Product signals","Expansion motions"],"datePosted":"2026-04-25T12:10:09.561Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Remote - US: Select locations"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Sales","industry":"Technology","skills":"SaaS sales, Revenue strategy, Growth, Go-to-market leadership, Segmentation, Coverage, Targeting models, Analytics, Data science, Marketing, Sales operations, Experimentation frameworks, AI, Automation, Customer engagement outcomes, PLG-assist, Sales-assisted growth motion, Multi-product SaaS company, Customer lifecycle marketing, Product signals, Expansion motions","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":251700,"maxValue":340500,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_087f87c5-514"},"title":"Head of Sales Operations and Analytics","description":"<p>As the Head of Sales Ops and Analytics at Dropbox, you will lead the strategy, operating model, and team responsible for scaling a data-driven, efficient, and predictable go-to-market engine.</p>\n<p>This leader sits at the center of sales execution, partnering across Sales, Finance, Strategy, Marketing, Product, Customer Success, and Engineering to translate business priorities into durable systems, trusted metrics, streamlined processes, and actionable insights.</p>\n<p>You will play a central role in sales planning, forecasting support, territory and account planning, pipeline visibility, seller productivity, and business performance analytics. You will also help shape the data and systems foundation that powers revenue execution, ensuring leaders and frontline teams can make faster, better decisions with confidence.</p>\n<p>This is a highly visible leadership role for someone who enjoys building high-performing teams, simplifying complexity, and driving cross-functional outcomes. You will have the opportunity to influence senior leadership decisions, modernize critical GTM workflows, and create measurable impact on seller efficiency and business performance.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Lead the Sales Operations and Analytics function, including strategy, organizational design, prioritization, and operating rhythms for the team.</li>\n</ul>\n<ul>\n<li>Own the sales operating backbone across planning, forecasting support, territory and account planning, pipeline visibility, reporting, and productivity measurement.</li>\n</ul>\n<ul>\n<li>Build and evolve the authoritative sales data foundation, including standardized metric definitions, trusted reporting tables, governance, SLAs, and cross-functional alignment.</li>\n</ul>\n<ul>\n<li>Partner across Sales, Finance, Strategy, Marketing, Product, Customer Success, and Engineering to design scalable processes, systems, dashboards, and insights that improve execution and decision-making.</li>\n</ul>\n<ul>\n<li>Drive automation and workflow improvements across core seller motions including account planning, quoting and approvals, outbound routing, and related revenue workflows.</li>\n</ul>\n<ul>\n<li>Establish a high-bar analytics practice that delivers actionable insights embedded in seller and leadership workflows.</li>\n</ul>\n<ul>\n<li>Hire, coach, and develop senior operations and analytics leaders while building a culture of rigor, urgency, and business impact.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>15+ years of experience in sales operations, revenue operations, business operations, analytics, or closely related go-to-market leadership functions.</li>\n</ul>\n<ul>\n<li>7+ years of people leadership experience, including leading senior managers and building high-performing, cross-functional teams.</li>\n</ul>\n<ul>\n<li>Deep experience with sales planning, forecasting, pipeline management, performance reporting, and operational cadence design in a complex B2B go-to-market environment.</li>\n</ul>\n<ul>\n<li>Proven track record of partnering effectively with executive stakeholders across Sales, Finance, Strategy, Product, and Engineering.</li>\n</ul>\n<ul>\n<li>Strong analytical and systems thinking, with experience building trusted metrics, data governance practices, and scalable reporting foundations.</li>\n</ul>\n<ul>\n<li>Experience driving process redesign and workflow automation across CRM, forecasting, quoting, or seller productivity workflows.</li>\n</ul>\n<ul>\n<li>Excellent communication and executive influence skills, including the ability to turn ambiguous business needs into clear operating plans and measurable outcomes.</li>\n</ul>\n<p>Preferred Qualifications:</p>\n<ul>\n<li>Experience leading both Sales Operations and Analytics under a single organizational umbrella.</li>\n</ul>\n<ul>\n<li>Experience supporting enterprise or multi-segment sales organizations with complex planning, forecasting, and renewal motions.</li>\n</ul>\n<ul>\n<li>Familiarity with modern GTM tooling and data ecosystems, including CRM, forecasting, engagement, and analytics platforms.</li>\n</ul>\n<ul>\n<li>Experience embedding AI-driven signals, predictive insights, or automation into go-to-market workflows.</li>\n</ul>\n<ul>\n<li>MBA or other advanced degree in business, analytics, economics, or a related field.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_087f87c5-514","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Dropbox","sameAs":"https://www.dropbox.com/","logo":"https://logos.yubhub.co/dropbox.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/dropbox/jobs/7848545","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$251,700-$340,500 USD","x-skills-required":["sales operations","revenue operations","business operations","analytics","go-to-market leadership","sales planning","forecasting","pipeline management","performance reporting","operational cadence design"],"x-skills-preferred":["modern GTM tooling","data ecosystems","CRM","engagement","analytics platforms","AI-driven signals","predictive insights","automation"],"datePosted":"2026-04-25T12:09:49.958Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Remote - US: Select locations"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Sales","industry":"Technology","skills":"sales operations, revenue operations, business operations, analytics, go-to-market leadership, sales planning, forecasting, pipeline management, performance reporting, operational cadence design, modern GTM tooling, data ecosystems, CRM, engagement, analytics platforms, AI-driven signals, predictive insights, automation","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":251700,"maxValue":340500,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_812a388c-bab"},"title":"Senior Multi-GPU Signal Processing and System Architecture Engineer","description":"<p>As a Senior Multi-GPU Signal Processing and System Architecture Engineer, you will design and implement real-time signal-processing subsystems that convert physics-based channel descriptions into received signals for large numbers of emulated devices, across systems of potentially thousands of interconnected GPUs.</p>\n<p>You will work on foundational technology for 5G and 6G network simulation, using NVIDIA&#39;s world-class compute and interconnect platforms. Your expertise will be crucial in architecting the inter-cell data-flow layer, ensuring that the information each cell needs to model interference from its neighbors is compressed, transported, and consumed within the available NVLink and NIC budgets at scale.</p>\n<p>You will collaborate with the propagation engine and RAN stack teams to orchestrate the end-to-end simulation pipeline, ensuring that propagation updates, channel application, and stack execution remain synchronized across hundreds or thousands of GPUs. You will assess design and implementation trade-offs between physical fidelity, latency, and system scalability.</p>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>PhD in high-performance computing, computer architecture, signal processing, or wireless communications (or equivalent experience)</li>\n<li>12+ years of proven experience</li>\n<li>Proficiency in CUDA kernel design with attention to memory hierarchy, register pressure, and HBM bandwidth planning, with a track record of writing production-quality GPU code that meets hard real-time deadlines</li>\n<li>Demonstrated ability to build and reason about data flows across multi-device GPU systems (NVLink, NIC/RDMA) with explicit bandwidth and latency accounting</li>\n<li>Working knowledge of OFDM signal processing and the 5G NR physical layer, sufficient to implement and validate a channel-emulation pipeline</li>\n<li>Impactful publications involving GPU-accelerated numerical workloads or real-time system design</li>\n</ul>\n<p><strong>Nice to have:</strong></p>\n<ul>\n<li>Experience with GPU-accelerated RAN platforms, L1/L2 software stacks, or channel emulators</li>\n<li>Knowledge of high-bandwidth GPU interconnects (NVLink, NVSwitch) and their scaling properties</li>\n<li>Familiarity with massive MIMO beamformer design and MU-MIMO precoding</li>\n</ul>\n<p>If you&#39;re eager to contribute to crafting the future of telecommunications and meet the above qualifications, we&#39;d love to hear from you. Submit your application and join NVIDIA as we continue to push the boundaries of what&#39;s possible.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_812a388c-bab","directApply":true,"hiringOrganization":{"@type":"Organization","name":"NVIDIA","sameAs":"https://www.nvidia.com/","logo":"https://logos.yubhub.co/nvidia.com.png"},"x-apply-url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Multi-GPU-Signal-Processing-and-System-Architecture-Engineer_JR2016090","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CUDA kernel design","Memory hierarchy","Register pressure","HBM bandwidth planning","GPU-accelerated numerical workloads","Real-time system design","OFDM signal processing","5G NR physical layer"],"x-skills-preferred":["GPU-accelerated RAN platforms","L1/L2 software stacks","Channel emulators","High-bandwidth GPU interconnects","Massive MIMO beamformer design","MU-MIMO precoding"],"datePosted":"2026-04-25T12:09:24.779Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Santa Clara"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CUDA kernel design, Memory hierarchy, Register pressure, HBM bandwidth planning, GPU-accelerated numerical workloads, Real-time system design, OFDM signal processing, 5G NR physical layer, GPU-accelerated RAN platforms, L1/L2 software stacks, Channel emulators, High-bandwidth GPU interconnects, Massive MIMO beamformer design, MU-MIMO precoding"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8f9b4adb-ebb"},"title":"Sr. Staff Software Engineer, Ads Measurement","description":"<p>We&#39;re looking for a senior technical leader to drive the next generation of Conversion Measurement capabilities across Pinterest Ads. As a Sr. Staff Software Engineer, Ads Measurement, you will partner with domain leads to tackle ambiguous, high-impact work spanning measurement foundations, identity and attribution signals, privacy-aware measurement, experimentation, lift and incrementality, conversion modeling, reporting quality, advertiser trust, and ecosystem integrations.</p>\n<p>Key responsibilities include:</p>\n<p>Drive initiatives to improve conversion measurement architecture across web, mobile app, and offline/CRM signals Apply AI to identify signal loss and improve measurement resilience Use AI to build diagnostics and explainability tools for advertisers and internal teams Strengthen experimentation, lift, and incrementality capabilities Create shared measurement primitives used by optimization, reporting, and external APIs Drive ecosystem integrations such as Conversion APIs, partner measurement hooks, and durable event ingestion pathways</p>\n<p>To succeed in this role, you will need:</p>\n<p>10+ years of software engineering experience, including significant experience leading large, ambiguous technical initiatives as a senior individual contributor Strong track record of defining architecture and driving execution across multiple teams Experience in one or more ads or measurement-related domains such as attribution, conversion tracking, experimentation, identity, reporting, privacy-safe systems, or causal inference platforms Ability to move fluidly between high-level strategy and low-level technical details Excellent communication and influence skills, with demonstrated ability to align cross-functional stakeholders</p>\n<p>Preferred qualifications include familiarity with challenges such as browser and platform signal loss, event quality, deduplication, attribution windows, delayed conversions, and modeled measurement, as well as experience partnering closely with data scientists and applied scientists on measurement methodology or model-backed systems.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_8f9b4adb-ebb","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Pinterest","sameAs":"https://www.pinterest.com/","logo":"https://logos.yubhub.co/pinterest.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/pinterest/jobs/7782478","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$245,402-$429,454 USD","x-skills-required":["software engineering","ads measurement","conversion measurement","AI","diagnostics","explainability","experimentation","lift","incrementality","conversion modeling","reporting quality","advertiser trust","ecosystem integrations"],"x-skills-preferred":["browser and platform signal loss","event quality","deduplication","attribution windows","delayed conversions","modeled measurement","data science","applied science"],"datePosted":"2026-04-25T12:06:32.545Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seattle, WA, US; Palo Alto, CA, US; San Francisco, CA, US"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"software engineering, ads measurement, conversion measurement, AI, diagnostics, explainability, experimentation, lift, incrementality, conversion modeling, reporting quality, advertiser trust, ecosystem integrations, browser and platform signal loss, event quality, deduplication, attribution windows, delayed conversions, modeled measurement, data science, applied science","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":245402,"maxValue":429454,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_24acd6e2-465"},"title":"Staff Machine Learning Engineer, Ads Content Understanding","description":"<p>Reddit is a community of communities. It&#39;s built on shared interests, passion, and trust, and is home to the most open and authentic conversations on the internet. Every day, Reddit users submit, vote, and comment on the topics they care most about. For more information, visit [www.redditinc.com](http://www.redditinc.com).</p>\n<p>Ads Content Understanding (ACU) is Reddit&#39;s core commercial content understanding team for Ads. The team owns and produces signals that describe what Reddit content is about, how brand safe and suitable it is, and what users are trying to accomplish in commercial conversations.</p>\n<p>We are looking for a Staff Machine Learning Engineer who will lead the Commercial Content Understanding roadmap for the Monetization org and act as the technical owner for ACU&#39;s signals and ML systems. Roughly 50% of their time should be spent in technical leadership and mentorship (driving designs, standards, cross-team alignment), and 50% in direct hands-on work (modeling, pipelines, and debugging complex production systems).</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Provide technical leadership and mentorship to MLEs and SWEs doing ML work in ACU, acting as de facto tech lead for content understanding and signals: driving design reviews, setting technical standards, and uplifting the team&#39;s modeling and systems craft.</li>\n<li>Develop evaluation systems and quality monitoring systems for content understanding signals, using SOTA LM-judge practices.</li>\n<li>Drive operational excellence for ACU&#39;s ML systems by defining SLOs, alerting, and dashboards for key signals (coverage, latency, precision/recall, cost)</li>\n<li>Build and evolve content understanding capabilities for commercial conversations (e.g., reviews vs. recommendations vs. comparisons vs. Q&amp;A; sentiment and stance; product entities and categories) and operationalize them as robust signals that power contextual and shopping ads, auto-targeting, new formats, and insights products.</li>\n<li>Lead design and implementation of signals pipelines and produce an ACU signals registry. Partner with platform teams and other content understanding teams to ensure efficient, reliable serving at Reddit scale.</li>\n<li>Drive LLM and modern ML best practices within ACU: define when to prompt, finetune, or distill; design evaluation and safety harnesses; and lead at least one major distillation effort to replace external APIs with in-house models.</li>\n<li>Operate across the full ML lifecycle (problem framing, data, modeling, evaluation, deployment, monitoring, and oncall), designing scalable, resilient MLOps pipelines and championing responsible AI (bias, safety, explainability) for ACU&#39;s models and signals in production.</li>\n</ul>\n<p>Required Qualifications:</p>\n<ul>\n<li>7+ years of relevant MLE experience delivering production ML systems (models + pipelines + serving) at scale, ideally in large-scale content understanding domains, or Ads.</li>\n<li>Demonstrated Staff-level technical leadership: has driven architecture decisions, standards, and design reviews across multiple teams, and has aligned PMs, DSs, and engineers on shared ML systems or platforms without direct people-management authority.</li>\n<li>Excellent communication skills, with the ability to explain complex technical trade-offs to PMs, DSs, and other engineering teams, especially in ambiguous, cross-team problem spaces like Seekers/Searchers monetization.</li>\n<li>Strong track record building and shipping NLP / Language models / content understanding models to production (e.g., classifiers, encoders, sequence or session models), with clear business outcomes (e.g., CTR/ROAS uplift, safety improvements).</li>\n<li>Practical experience using LLMs in production for labeling, evaluation, or distillation (e.g., LM-as-judge, prompt-based classifiers, LLM-generated labels distilled into smaller models), including managing quality, cost, and latency trade-offs.</li>\n<li>Deep experience with PyTorch, TensorFlow, or similar, and production-quality code in Python (and ideally one statically typed language like Go/Java/C++). Comfortable owning training, evaluation, and deployment code end-to-end.</li>\n<li>Experience designing ML systems and pipelines: offline training, feature pipelines (batch/streaming), online serving, monitoring, and experimentation for high-traffic surfaces.</li>\n</ul>\n<p>Benefits:</p>\n<ul>\n<li>Comprehensive Healthcare Benefits and Income Replacement Programs</li>\n<li>401k with Employer Match</li>\n<li>Global Benefit programs that fit your lifestyle, from workspace to professional development to caregiving support</li>\n<li>Family Planning Support</li>\n<li>Gender-Affirming Care</li>\n<li>Mental Health &amp; Coaching Benefits</li>\n<li>Flexible Vacation &amp; Paid Volunteer Time Off</li>\n<li>Generous Paid Parental Leave</li>\n</ul>\n<p>#LI-Remote</p>\n<p>Pay Transparency: This job posting may span more than one career level. In addition to base salary, this job is eligible to receive equity in the form of restricted stock units, and depending on the position offered, it may also be eligible to receive a commission. Additionally, Reddit offers a wide range of benefits to U.S.-based employees, including medical, dental, and vision insurance, 401(k) program with employer match, generous time off for vacation, and parental leave. To learn more, please visit https://www.redditinc.com/careers/. To provide greater transparency to candidates, we share base salary ranges for all US-based job postings regardless of state. We set standard base pay ranges for all roles based on function, level, and country location, benchmarked against similar stage growth companies. Final offer amounts are determined by multiple factors including, skills, depth of work experience and relevant licenses/credentials, and may vary from the amounts listed below. The base salary range for this position is: $230,000-$322,000 USD</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_24acd6e2-465","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Reddit","sameAs":"https://www.redditinc.com","logo":"https://logos.yubhub.co/redditinc.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/reddit/jobs/7851761","x-work-arrangement":"remote","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"$230,000-$322,000 USD","x-skills-required":["Machine Learning","Python","PyTorch","TensorFlow","NLP","Language Models","Content Understanding","Signal Processing","MLOps","Responsible AI"],"x-skills-preferred":[],"datePosted":"2026-04-25T12:05:51.420Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Remote - United States"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Machine Learning, Python, PyTorch, TensorFlow, NLP, Language Models, Content Understanding, Signal Processing, MLOps, Responsible AI","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":230000,"maxValue":322000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_905816f2-aaa"},"title":"Fraud Researcher","description":"<p>We believe that the way people interact with their finances will drastically improve in the next few years. As a Senior Fraud Researcher, you will sit at the intersection of live fraud investigation, applied data science, and product innovation. You will lead complex investigations, translate findings into detection improvements, and collaborate tightly with Data Science, ML, and Product teams to shape the next generation of Plaid&#39;s fraud capabilities.</p>\n<p><strong>Responsibilities:</strong></p>\n<p>Live Fraud Investigation &amp; Reconstruction - Lead investigations into complex fraud cases across identities, accounts, devices, and transaction surfaces Provide support to day-to-day fraud operations including SEVs and alert triage Reconstruct attacker sequences and hypothesize actor intent and tooling Distill patterns from noisy signals into clear narratives and actionable insights Bridge investigation outcomes to product and model improvements</p>\n<p>Signal &amp; Tool Utilization at Scale - Operate across Plaid&#39;s fraud tooling , dashboards, alerting systems, network signals, and analytics platforms , to detect and validate anomalies Stress-test existing capabilities, identify systemic gaps, and define new detection primitives Proactively identify gaps in internal fraud tooling and automation, driving enhancements to improve efficiency and scale</p>\n<p>Product &amp; Model Partnership - Collaborate with Data Science, ML/AI, and Product teams to improve labeling, feature sets, evaluation frameworks, and model decay monitoring Surface data quality limitations and systematically formalize missing features Translate exploratory research into reusable feature pipelines, model inputs, or rule augmentations Participate in product discovery, roadmap planning, and post-launch evaluation to ensure fraud-awareness by design</p>\n<p>Deep Applied Fraud Research - Conduct longitudinal and structural analysis of how fraud types manifest in Plaid network data , entity linkages, temporal patterns, attack rotations, tool chains Experiment with network/graph analysis, sequence mining, anomaly detection, and custom heuristics where off-the-shelf approaches fail</p>\n<p>Ecosystem Monitoring &amp; Knowledge Leadership - Continuously survey external fraud trends, adversary techniques, tooling, and emerging threat vectors Proactively perform threat modeling of abuse surfaces and initiate research proposals when patterns emerge</p>\n<p>Case Studies &amp; Reporting - Produce clear, evidence-backed technical reports and case studies for product, engineering, operations, legal, and executive stakeholders Document investigation workflows, attack classifications, and proof-of-concept detection logic Drive post-incident learning by capturing lessons from fraud incidents and feeding them back into defenses</p>\n<p><strong>Qualifications:</strong></p>\n<p>Required - 3+ years of applied fraud experience in a high-velocity environment (fintech, consumer payments, banking, SaaS, marketplace risk, or security research) Investigator mindset: pattern synthesis, hypothesis testing, and skilled triage between signal and noise End-to-end investigation experience reconstructing attacker intent and behavior in multi-step attack sequences across accounts, devices, and identities Post-containment incident response experience with a deep emphasis on post-mortems and root cause analysis Dark and grey-web navigation and investigation experience; ability to assess source credibility and translate external intelligence into actionable insights Strong communication: ability to explain complex, ambiguous behavior to technical and non-technical audiences Tool fluency with data environments and investigative toolchains (BI tools, anomaly detection, case trackers)</p>\n<p>Preferred - SQL for deep data querying and exploratory analysis Python for scripting, rapid prototyping, and analytical workflows Graph/network analysis experience to detect linked behavioral structures or actor networks Familiarity with rule engines, signal gating, and large-scale monitoring systems Experience applying AI tools and agents to accelerate investigations and research workflows Ability to translate fraud research into actionable signals, rules, or labeled datasets that improve model performance</p>\n<p>Nice to Have - Fraud domain certifications (e.g., CFE) Prior work on consumer identity, payments, or risk platform development Exposure to production ML model lifecycles and metrics for drift/decay Experience improving internal fraud tooling, automation, or case management systems</p>\n<p><strong>Additional Information</strong></p>\n<p>Our mission at Plaid is to unlock financial freedom for everyone. To support that mission, we seek to build a diverse team of driven individuals who care deeply about making the financial ecosystem more equitable. We recognize that strong qualifications can come from both prior work experiences and lived experiences. We encourage you to apply to a role even if your experience doesn&#39;t fully match the job description. We are always looking for team members that will bring something unique to Plaid! Plaid is proud to be an equal opportunity employer and values diversity at our company. We do not discriminate based on race, color, national origin, ethnicity, religion or religious belief, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, military or veteran status, disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state, and local laws. Plaid is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance with your application or interviews due to a disability, please let us know.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_905816f2-aaa","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Plaid","sameAs":"https://plaid.com/","logo":"https://logos.yubhub.co/plaid.com.png"},"x-apply-url":"https://jobs.lever.co/plaid/bc5f0459-e9cc-4b1d-b141-a33c60df5f17","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"USD 190,800-286,800 per-year-salary","x-skills-required":["fraud research","data science","machine learning","investigation","pattern synthesis","hypothesis testing","signal and noise","tool fluency","data environments","investigative toolchains","SQL","Python","graph/network analysis","rule engines","signal gating","large-scale monitoring systems"],"x-skills-preferred":["SQL for deep data querying and exploratory analysis","Python for scripting, rapid prototyping, and analytical workflows","graph/network analysis experience to detect linked behavioral structures or actor networks","familiarity with rule engines, signal gating, and large-scale monitoring systems","experience applying AI tools and agents to accelerate investigations and research workflows","ability to translate fraud research into actionable signals, rules, or labeled datasets that improve model performance"],"datePosted":"2026-04-24T16:08:17.361Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"New York"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"fraud research, data science, machine learning, investigation, pattern synthesis, hypothesis testing, signal and noise, tool fluency, data environments, investigative toolchains, SQL, Python, graph/network analysis, rule engines, signal gating, large-scale monitoring systems, SQL for deep data querying and exploratory analysis, Python for scripting, rapid prototyping, and analytical workflows, graph/network analysis experience to detect linked behavioral structures or actor networks, familiarity with rule engines, signal gating, and large-scale monitoring systems, experience applying AI tools and agents to accelerate investigations and research workflows, ability to translate fraud research into actionable signals, rules, or labeled datasets that improve model performance","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":190800,"maxValue":286800,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a712e8a6-37f"},"title":"Senior Avionics Engineer","description":"<p>As a senior electrical engineer on the Avionics team at Astranis, you will lead designs for the sub-systems that form the backbone of our satellites&#39; internal communication, power distribution, sensor aggregation, and flight computer systems.</p>\n<p>You&#39;ll take ownership of the architecture for the avionics systems, drive discussions on key design trades, and work collaboratively with engineers across the organization to develop creative and innovative solutions that will push the envelope of satellite technology.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Architect, design, and develop space and radiation-tolerant and highly reliable electronics that will support the operation of our satellites</li>\n<li>Drive electronics design from concept development, requirements gathering, architecture definition, component selection, schematic capture, layout, simulation, DFx, bringup, verification, and through to qualification</li>\n<li>Collaborate with a multidisciplinary team of mechanical, thermal, software, RTL, RF, GNC, and manufacturing engineers to solve challenging problems and develop innovative and creative solutions</li>\n<li>Work closely with our CMs to ensure designs are manufacturable, built on-time, and meet Astranis&#39;s quality and reliability needs</li>\n<li>Develop and maintain schedules and ensure that project stakeholders are regularly informed</li>\n<li>Help build optimal processes for hardware development and collaboration across the company</li>\n<li>Assist in recruiting, interviewing, and hiring additional teammates to our rapidly growing team.</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>B.S. or higher in electrical or computer engineering, or similar technical degree</li>\n<li>5+ years of professional experience with fast-paced product design cycles</li>\n<li>5+ years of board-level experience designing hardware from concept through production</li>\n<li>A passion for hardware development, including working in a fast-paced environment and hands-on design and development</li>\n<li>Demonstrated ability to design, build, and test hardware from scratch</li>\n<li>Strong analog/mixed-signal circuit design skills</li>\n<li>Bonus: 5+ years of experience with designing and implementing signal conditioning, sensors, electro-mechanical actuators, power switches, embedded computers, or such hardware</li>\n<li>Experience with FPGAs, Microcontrollers, and communication schemes (RS-485, SPI, Ethernet, I2C)</li>\n<li>Experience leading a team of engineers and working with teams in other disciplines</li>\n<li>Strong understanding of computers and knowledge of C, C++, or Python</li>\n<li>Radiation effects knowledge</li>\n<li>Environmental test experience</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a712e8a6-37f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4005770006","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"Base Salary $145,000-$235,000 USD","x-skills-required":["B.S. or higher in electrical or computer engineering, or similar technical degree","5+ years of professional experience with fast-paced product design cycles","5+ years of board-level experience designing hardware from concept through production","Strong analog/mixed-signal circuit design skills","Demonstrated ability to design, build, and test hardware from scratch"],"x-skills-preferred":["FPGAs","Microcontrollers","Communication schemes (RS-485, SPI, Ethernet, I2C)","Radiation effects knowledge","Environmental test experience"],"datePosted":"2026-04-24T15:22:48.507Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"B.S. or higher in electrical or computer engineering, or similar technical degree, 5+ years of professional experience with fast-paced product design cycles, 5+ years of board-level experience designing hardware from concept through production, Strong analog/mixed-signal circuit design skills, Demonstrated ability to design, build, and test hardware from scratch, FPGAs, Microcontrollers, Communication schemes (RS-485, SPI, Ethernet, I2C), Radiation effects knowledge, Environmental test experience","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":145000,"maxValue":235000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cfa3e8eb-1f6"},"title":"Senior Technical Project Manager - Payload Engineering","description":"<p><strong>Job Title</strong></p>\n<p>Senior Technical Project Manager - Payload Engineering</p>\n<p><strong>Role Description</strong></p>\n<p>As a Senior Technical Project Manager at Astranis, you will play a critical role in driving the RF and communications engineering development across all of our programs. You will guide projects from initiation to closure, ensuring they meet objectives, stay on schedule, and remain within budget.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Proactively identify and solve cross-discipline challenges</li>\n<li>Develop integrated schedules with measurable milestones for all payload units and subsystems</li>\n<li>Track and document project progress</li>\n<li>Serve as a liaison between the development engineering team and other project stakeholders, such as supply chain, software and operations</li>\n<li>Drive risk and opportunity implementation and organization</li>\n<li>Identify and implement strategies to ensure projects are completed on schedule</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>BS in Electrical Engineering, Telecommunications Engineering or similar</li>\n<li>&gt;3 years in a project management role</li>\n<li>&gt;3 years in an engineering role</li>\n<li>Strong communication skills</li>\n<li>Highly detail oriented</li>\n<li>Engineering experience in circuit design, electromagnetics and signal processing</li>\n<li>Proven ability to work in an ambiguous, fast paced environment, overcome obstacles with creative solutions, and clearly document/communicate tactical plans</li>\n</ul>\n<p><strong>Bonus</strong></p>\n<ul>\n<li>Familiarity with Jira and Smartsheets</li>\n</ul>\n<p><strong>What We Offer</strong></p>\n<p>All our positions offer a compensation package that includes equity and robust benefits. Base pay is just one component of Astranis&#39;s total rewards package. Your compensation also includes a significant equity package via incentive stock options, high-quality company-subsidized healthcare, disability and life insurance, 401(k) retirement planning, flexible PTO, and free on-site catered meals.</p>\n<p><strong>Salary</strong></p>\n<p>Base Salary $150,000-$210,000 USD</p>\n<p><strong>Citizenship Requirement</strong></p>\n<p>U.S. Citizenship, Lawful Permanent Residency, or Refugee/Asylee Status Required (To comply with U.S. Government space technology export regulations, applicant must be a U.S. citizen, lawful permanent resident of the United States, or other protected individual as defined by 8 U.S.C. 1324b(a)(3))</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cfa3e8eb-1f6","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4621894006","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$150,000-$210,000","x-skills-required":["BS in Electrical Engineering, Telecommunications Engineering or similar",">3 years in a project management role",">3 years in an engineering role","Strong communication skills","Highly detail oriented","Engineering experience in circuit design, electromagnetics and signal processing","Proven ability to work in an ambiguous, fast paced environment, overcome obstacles with creative solutions, and clearly document/communicate tactical plans"],"x-skills-preferred":["Familiarity with Jira and Smartsheets"],"datePosted":"2026-04-24T15:21:59.343Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"BS in Electrical Engineering, Telecommunications Engineering or similar, >3 years in a project management role, >3 years in an engineering role, Strong communication skills, Highly detail oriented, Engineering experience in circuit design, electromagnetics and signal processing, Proven ability to work in an ambiguous, fast paced environment, overcome obstacles with creative solutions, and clearly document/communicate tactical plans, Familiarity with Jira and Smartsheets","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":150000,"maxValue":210000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b420de29-1ff"},"title":"RF Design Engineer","description":"<p>As an RF Engineer, you will be responsible for design, qualification, and procurement of active RF electronics in the RF front end of satellite payloads. You will work closely with other mechanical, payload systems, electrical, and software engineers to achieve overall system requirements in your designs.</p>\n<p>Your key responsibilities will include:</p>\n<ul>\n<li>Design, simulate, implement, and measure active and passive RF sub-systems at microwave frequencies, including SSPAs, LNAs, power amplifiers, up/down converters, oscillators, filters, etc.</li>\n<li>Be responsible for hardware designs from requirements definition through manufacturing, bring-up, and qualification testing</li>\n<li>Integrate these systems into the spacecraft by working closely with the rest of the team</li>\n<li>Specify, procure, and integrate third-party vendor hardware</li>\n<li>Assist in recruiting, interviewing, and hiring additional teammates to our rapidly growing team</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>BS in electrical engineering, physics, applied physics, or equivalent</li>\n<li>Passion for hardware development, including working in a fast-paced environment and hands-on design and development</li>\n<li>1-6 years of experience</li>\n<li>Deep knowledge of fundamental RF concepts, such as RF circuit analysis, noise, linearity, radio architectures, etc</li>\n<li>Hands-on experience in designing, building, and testing RF hardware for microwave frequencies</li>\n<li>Experience with RF simulation tools (ADS, Cadence, HFSS, etc)</li>\n</ul>\n<p>Bonus:</p>\n<ul>\n<li>MS or PhD in electrical engineering, physics, applied physics, or equivalent</li>\n<li>Experience with PCB design, layout, and simulation (Altium or similar)</li>\n<li>Experience with system-in-package (SiP), multi-chip modules (MCM), packaged RF hybrids, etc</li>\n<li>Experience developing communications satellite payloads</li>\n<li>Experience designing SSPAs or implementing SSPA-based phased arrays</li>\n<li>Experience with designing high-reliability electronics for harsh environments such as space or automotive</li>\n<li>Antennas and electromagnetics propagation knowledge and background</li>\n<li>Experience with software-defined radios and associated skillset (mixed signal, high-speed digital)</li>\n<li>Familiarity with Python or other scripting languages used for automating test instruments</li>\n</ul>\n<p>What we offer:</p>\n<p>All our positions offer a compensation package that includes equity and robust benefits. Base pay is just one component of Astranis&#39;s total rewards package. Your compensation also includes a significant equity package via incentive stock options, high-quality company-subsidized healthcare, disability and life insurance, 401(k) retirement planning, flexible PTO, and free on-site catered meals.</p>\n<p>Astranis pay ranges are informed and defined through professional-grade salary surveys and compensation data sources. The actual base salary offered to a successful candidate will additionally be influenced by a variety of factors including experience, credentials &amp; certifications, educational attainment, skill level requirements, and the level and scope of the position.</p>\n<p>Base Salary: $120,000-$165,000 USD</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b420de29-1ff","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4017308006","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"Base Salary: $120,000-$165,000 USD","x-skills-required":["BS in electrical engineering, physics, applied physics, or equivalent","Passion for hardware development, including working in a fast-paced environment and hands-on design and development","1-6 years of experience","Deep knowledge of fundamental RF concepts, such as RF circuit analysis, noise, linearity, radio architectures, etc","Hands-on experience in designing, building, and testing RF hardware for microwave frequencies","Experience with RF simulation tools (ADS, Cadence, HFSS, etc)"],"x-skills-preferred":["MS or PhD in electrical engineering, physics, applied physics, or equivalent","Experience with PCB design, layout, and simulation (Altium or similar)","Experience with system-in-package (SiP), multi-chip modules (MCM), packaged RF hybrids, etc","Experience developing communications satellite payloads","Experience designing SSPAs or implementing SSPA-based phased arrays","Experience with designing high-reliability electronics for harsh environments such as space or automotive","Antennas and electromagnetics propagation knowledge and background","Experience with software-defined radios and associated skillset (mixed signal, high-speed digital)","Familiarity with Python or other scripting languages used for automating test instruments"],"datePosted":"2026-04-24T15:21:49.524Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"BS in electrical engineering, physics, applied physics, or equivalent, Passion for hardware development, including working in a fast-paced environment and hands-on design and development, 1-6 years of experience, Deep knowledge of fundamental RF concepts, such as RF circuit analysis, noise, linearity, radio architectures, etc, Hands-on experience in designing, building, and testing RF hardware for microwave frequencies, Experience with RF simulation tools (ADS, Cadence, HFSS, etc), MS or PhD in electrical engineering, physics, applied physics, or equivalent, Experience with PCB design, layout, and simulation (Altium or similar), Experience with system-in-package (SiP), multi-chip modules (MCM), packaged RF hybrids, etc, Experience developing communications satellite payloads, Experience designing SSPAs or implementing SSPA-based phased arrays, Experience with designing high-reliability electronics for harsh environments such as space or automotive, Antennas and electromagnetics propagation knowledge and background, Experience with software-defined radios and associated skillset (mixed signal, high-speed digital), Familiarity with Python or other scripting languages used for automating test instruments","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":120000,"maxValue":165000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1ae496fe-ab1"},"title":"RF/Communication Systems Engineer","description":"<p>As a RF/Communication Systems Engineer at Astranis, you will be responsible for the architecture, design, and modeling of our satellites&#39; communication payloads. You will work closely with many other teams to design the best possible radio systems.</p>\n<p>Your responsibilities will include owning architectural trade studies, establishing system and unit level requirements analytically or via simulation, leading R&amp;D efforts for new radio features/technologies/custom components, and working closely with design teams, including RF, Antenna, digital hardware, FPGA, mechanical, thermal.</p>\n<p>You will also be responsible for communications-related signal processing algorithm design and test, and assisting in recruiting, interviewing, and hiring additional teammates to our rapidly-growing team.</p>\n<p>Requirements include a Bachelor of Science degree in electrical engineering or equivalent, 3+ years of experience, strong technical communication skills, strong fundamentals in &#39;signals and systems&#39; and digital communications, familiarity with hardware components and their associated impairments/limitations, and comfort working in the lab, testing radio hardware, using signal generator, signal analyzer, network analyzer, oscilloscope, etc.</p>\n<p>Bonus requirements include familiarity with satellite radio systems (ground segment and/or space segment), RF system design and budgeting, radio characterization test planning, automation, and execution, comfort with software, especially Python, git, GNU Radio, fixed point implementation of signal processing algorithms, familiarity with multi-rate signal processing techniques (polyphase filters, resamplers, etc), multi-antenna systems (beamforming, null-steering), direct sequence spread spectrum (DSSS) modem design, and familiarity with satellite waveforms and modems (DVB-S2/x, DVB-RCS2).</p>\n<p>What we offer:</p>\n<p>All our positions offer a compensation package that includes equity and robust benefits. Base pay is just one component of Astranis&#39;s total rewards package. Your compensation also includes a significant equity package via incentive stock options, high-quality company-subsidized healthcare, disability and life insurance, 401(k) retirement planning, flexible PTO, and free on-site catered meals.</p>\n<p>Astranis pay ranges are informed and defined through professional-grade salary surveys and compensation data sources. The actual base salary offered to a successful candidate will additionally be influenced by a variety of factors including experience, credentials &amp; certifications, educational attainment, skill level requirements, and the level and scope of the position.</p>\n<p>Base Salary $120,000-$165,000 USD.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_1ae496fe-ab1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4322527006","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$120,000-$165,000 USD","x-skills-required":["Bachelor of Science degree in electrical engineering or equivalent","3+ years of experience","Strong technical communication skills","Strong fundamentals in 'signals and systems' and digital communications","Familiarity with hardware components and their associated impairments/limitations","Comfort working in the lab, testing radio hardware, using signal generator, signal analyzer, network analyzer, oscilloscope, etc"],"x-skills-preferred":["Familiarity with satellite radio systems (ground segment and/or space segment)","RF system design and budgeting","Radio characterization test planning, automation, and execution","Comfort with software, especially Python, git, GNU Radio","Fixed point implementation of signal processing algorithms","Familiarity with multi-rate signal processing techniques (polyphase filters, resamplers, etc)","Multi-antenna systems (beamforming, null-steering)","Direct sequence spread spectrum (DSSS) modem design","Familiarity with satellite waveforms and modems (DVB-S2/x, DVB-RCS2)"],"datePosted":"2026-04-24T15:21:36.827Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Bachelor of Science degree in electrical engineering or equivalent, 3+ years of experience, Strong technical communication skills, Strong fundamentals in 'signals and systems' and digital communications, Familiarity with hardware components and their associated impairments/limitations, Comfort working in the lab, testing radio hardware, using signal generator, signal analyzer, network analyzer, oscilloscope, etc, Familiarity with satellite radio systems (ground segment and/or space segment), RF system design and budgeting, Radio characterization test planning, automation, and execution, Comfort with software, especially Python, git, GNU Radio, Fixed point implementation of signal processing algorithms, Familiarity with multi-rate signal processing techniques (polyphase filters, resamplers, etc), Multi-antenna systems (beamforming, null-steering), Direct sequence spread spectrum (DSSS) modem design, Familiarity with satellite waveforms and modems (DVB-S2/x, DVB-RCS2)","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":120000,"maxValue":165000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_027b1213-946"},"title":"Avionics Test Specialist","description":"<p>Astranis is seeking an Avionics Test Specialist to join their team. As an Avionics Test Specialist, you will be responsible for running and operating functional and performance tests on flight hardware and software. You will test PCBA&#39;s, subsystems, and full spacecraft over a wide range of environmental conditions such as vibration, thermal vacuum, and EMI/EMC. You will directly run, process, and debug test failures on the floor and work with engineering to root cause solutions. You are also responsible for maintaining, troubleshooting, and calibrating test equipment and test fixtures in the lab.</p>\n<p>Key Responsibilities:</p>\n<ul>\n<li>Execute automated tests and reporting scripts for functional and performance testing of spacecraft electronics</li>\n<li>Plan and execute functional and performance test plans (both manual and automated test cases)</li>\n<li>Develop standard operating procedures for test operations and related processes to train test operators across all environments</li>\n<li>Provide first-level troubleshooting, assist root cause efforts, and implement corrective actions for test and support equipment failures</li>\n<li>Maintain, troubleshoot, and calibrate test and support equipment</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>2+ years of working experience testing complex electrical systems</li>\n<li>Experience working in a Linux environment, including usage of bash</li>\n<li>Programming experience (Python, C++, etc.)</li>\n<li>Hands-on experience using electrical test equipment (multimeters, oscilloscopes, or power supplies) and data acquisition systems</li>\n<li>Experience developing and executing test plans and procedures from requirements</li>\n<li>Strong sense of accountability, integrity, and team focus with extensive multitasking and organizational experience</li>\n<li>Must be willing to work all shifts, overtime and/or weekends as needed, including support of 24/7 operations for critical integration and test campaigns.</li>\n</ul>\n<p>Bonus:</p>\n<ul>\n<li>Bachelor&#39;s degree in a science or engineering discipline</li>\n<li>DevOps software experience with networking, using and deploying container environments and utilizing tools like Docker and Kubernetes</li>\n<li>Experience with RF testing and the usage of network analyzers and signal generators</li>\n<li>Experience with designing and building electrical harnesses and connectors</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_027b1213-946","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4594819006","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$43-$60 USD per hour","x-skills-required":["Linux","bash","Python","C++","electrical test equipment","data acquisition systems","test plans","procedures","standard operating procedures"],"x-skills-preferred":["DevOps","Docker","Kubernetes","RF testing","network analyzers","signal generators","electrical harnesses","connectors"],"datePosted":"2026-04-24T15:20:21.301Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Linux, bash, Python, C++, electrical test equipment, data acquisition systems, test plans, procedures, standard operating procedures, DevOps, Docker, Kubernetes, RF testing, network analyzers, signal generators, electrical harnesses, connectors"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_466b1bae-860"},"title":"Embedded Software Developer, Network/Payload Software Intern (Summer 2026)","description":"<p>We&#39;re looking for an Embedded Software Developer, Network/Payload Software Intern to join our team for the summer of 2026. As an intern, you will have the opportunity to work on hard problems and contribute to meaningful projects. You will work with our engineering team to design, write, and test software for our satellites, ground control, and testing software.</p>\n<p>The ideal candidate will be currently pursuing a B.S. in Computer Science, Electrical or Computer Engineering, Aerospace, or equivalent technical degree. Experience with C++, Python, and scripting languages is required. You should also have demonstrated ability to personally design, write, and test software from scratch.</p>\n<p>Bonus points if you have experience with RF and signal processing, as well as real-time operating systems. The base pay for this position is $29.00 per hour.</p>\n<p>Our mission is to connect the world and everyone in it, regardless of gender, race, creed, or any other distinction. We believe in a diverse and inclusive workplace and encourage all people to join our team and bring their unique perspective to help make us stronger.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_466b1bae-860","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4601134006","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"internship","x-salary-range":"$29.00 per hour","x-skills-required":["C++","Python","scripting languages","RF and signal processing","real-time operating systems"],"x-skills-preferred":[],"datePosted":"2026-04-24T15:20:15.425Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"INTERN","occupationalCategory":"Engineering","industry":"Technology","skills":"C++, Python, scripting languages, RF and signal processing, real-time operating systems"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_027d6c2c-c42"},"title":"Hardware Design Intern, Software Defined Radio Team (Summer 2026)","description":"<p>Join our team as a Hardware Design Intern, Software Defined Radio Team (Summer 2026) and contribute to the design, simulation, implementation, and testing of our internally developed software defined radio hardware. You will work closely with the rest of the team to integrate these systems into the spacecraft.</p>\n<p>As an intern, you will have the opportunity to work on hard problems and contribute to meaningful projects. Many past interns have designed and tested hardware/software that is now flying on our first satellite, and many of them are now full-time employees at Astranis.</p>\n<p>Requirements:</p>\n<ul>\n<li>A passion for hardware development, including working in a fast-paced environment and hands-on design and development</li>\n<li>Currently pursuing a degree in Electrical Engineering or equivalent</li>\n<li>Demonstrated ability to personally design, build, and test PCBA hardware from scratch (student design team projects, design competitions, personal projects)</li>\n<li>Solid EE foundation in one or more of the following areas:</li>\n</ul>\n<ul>\n<li>Analog design (op amps, transistors, RLC filters)</li>\n<li>Digital design (FPGAs, SOCs, SERDES, DDR, LVDS)</li>\n<li>Mixed signal design (ADCs, DACs, power integrity)</li>\n<li>RF design (Lineups, s-parameters, impedance matching)</li>\n</ul>\n<p>Bonus:</p>\n<ul>\n<li>Experience building or using software defined radios</li>\n<li>Experience with Altium Designer (or other PCB design software)</li>\n<li>Experience with analysis software (ADS, ANSYS, Matlab)</li>\n<li>Experience with Python or similar programming languages</li>\n<li>Experience with soldering and rework</li>\n<li>Experience with EE lab bench equipment (power supply, oscilloscope, spectrum analyzers, signal generators, network analyzers, etc)</li>\n</ul>\n<p>The base pay for this position is $29.00 per hour.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_027d6c2c-c42","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4646558006","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"internship","x-salary-range":null,"x-skills-required":["hardware development","software defined radio","PCBA hardware","analog design","digital design","mixed signal design","RF design","Altium Designer","analysis software","Python","soldering","EE lab bench equipment"],"x-skills-preferred":[],"datePosted":"2026-04-24T15:20:14.534Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"INTERN","occupationalCategory":"Engineering","industry":"Technology","skills":"hardware development, software defined radio, PCBA hardware, analog design, digital design, mixed signal design, RF design, Altium Designer, analysis software, Python, soldering, EE lab bench equipment"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c2c20330-76c"},"title":"Avionics Test Hardware Development Engineer","description":"<p>As an Avionics Test Hardware Development Engineer at Astranis, you will be responsible for developing, designing, and implementing hardware that will test our flight designs and ensure they work for our entire mission in space.</p>\n<p>Your key responsibilities will include:</p>\n<p>Developing and designing automated hardware to validate electronic flight hardware Designing PCBA&#39;s to interface with flight hardware Reviewing all avionics flight hardware to ensure sufficient DFT (design-for-test) Writing software in Python to control bench equipment, devices under test, and other test hardware Working closely with the design team to provide feedback and insight through qualification and acceptance process Designing, building, and supporting test infrastructure for hardware-in-the-loop tests</p>\n<p>Requirements include:</p>\n<p>B.S. or M.S. in electrical or computer engineering, or equivalent technical degree A passion for hardware development, including working in a fast-paced environment and hands-on design and development Comfort with ambiguity and turning high-level requirements into clear design/test objectives Hands-on experience using electrical test equipment (multimeters, oscilloscopes, power supplies, eloads, etc.) Experience with debugging circuits with embedded software, from oscilloscope to scripting A passion for prototyping - designing PCBAs, 3D printing enclosures, etc</p>\n<p>Bonus requirements include:</p>\n<p>Experience debugging electrical circuits especially signal integrity Experience using Altium Designer Experience using Python Experience with designing and building electrical harnesses and connectors Experience automating tests, test equipment, or similar instrumentation</p>\n<p>What we offer:</p>\n<p>All our positions offer a compensation package that includes equity and robust benefits. Base pay is just one component of Astranis&#39;s total rewards package. Your compensation also includes a significant equity package via incentive stock options, high-quality company-subsidized healthcare, disability and life insurance, 401(k) retirement planning, flexible PTO, and free on-site catered meals.</p>\n<p>Astranis pay ranges are informed and defined through professional-grade salary surveys and compensation data sources. The actual base salary offered to a successful candidate will additionally be influenced by a variety of factors including experience, credentials &amp; certifications, educational attainment, skill level requirements, and the level and scope of the position.</p>\n<p>Base Salary $105,000-$165,000 USD</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_c2c20330-76c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4351178006","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"Base Salary $105,000-$165,000 USD","x-skills-required":["electrical engineering","computer engineering","hardware development","Python programming","electrical test equipment","debugging circuits","prototyping","PCBA design","3D printing"],"x-skills-preferred":["Altium Designer","signal integrity","electrical harnesses","connectors","automating tests"],"datePosted":"2026-04-24T15:20:10.663Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"electrical engineering, computer engineering, hardware development, Python programming, electrical test equipment, debugging circuits, prototyping, PCBA design, 3D printing, Altium Designer, signal integrity, electrical harnesses, connectors, automating tests","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":105000,"maxValue":165000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_af5c9ccf-c08"},"title":"Hardware Design Associate, Software Defined Radio Team (Summer 2026)","description":"<p>Astranis is seeking a Hardware Design Associate to join their Software Defined Radio Team. As a member of this team, you will have the opportunity to work on hard problems and contribute to the design, simulation, implementation, and testing of internally developed software defined radio hardware.</p>\n<p>Your responsibilities will include bringing up and debugging hardware in the lab with top-of-the-line instruments and equipment, writing code to help evaluate performance and automate testing of satellite hardware, and integrating these systems into the spacecraft by working closely with the rest of the team.</p>\n<p>Requirements for this role include a passion for hardware development, a Bachelor&#39;s degree in Electrical Engineering or equivalent, and demonstrated ability to personally design, build, and test PCBA hardware from scratch. Additionally, experience with Altium Designer, analysis software (ADS, ANSYS, Matlab), and Python or similar programming languages is a plus.</p>\n<p>The base salary for this position is $1,925 per week.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_af5c9ccf-c08","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4646906006","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"internship","x-salary-range":null,"x-skills-required":["Altium Designer","Analysis software (ADS, ANSYS, Matlab)","Python or similar programming languages","PCBA hardware design and development","Software defined radio hardware design and development"],"x-skills-preferred":["Soldering and rework","EE lab bench equipment (power supply, oscilloscope, spectrum analyzers, signal generators, network analyzers, etc)","Experience building or using software defined radios"],"datePosted":"2026-04-24T15:20:03.343Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"INTERN","occupationalCategory":"Engineering","industry":"Technology","skills":"Altium Designer, Analysis software (ADS, ANSYS, Matlab), Python or similar programming languages, PCBA hardware design and development, Software defined radio hardware design and development, Soldering and rework, EE lab bench equipment (power supply, oscilloscope, spectrum analyzers, signal generators, network analyzers, etc), Experience building or using software defined radios"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_9aff8955-da6"},"title":"Senior RF Design Engineer","description":"<p>As a Senior RF Design Engineer, you will be responsible for designing, qualifying, and procuring active RF electronics in the RF front end of satellite payloads. You will work closely with other mechanical, payload systems, electrical, and software engineers to achieve overall system requirements in your designs.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Design, simulate, implement, and measure active and passive RF sub-systems at microwave frequencies, including SSPAs, LNAs, power amplifiers, up/down converters, oscillators, filters, etc.</li>\n</ul>\n<ul>\n<li>Be responsible for hardware designs from requirements definition through manufacturing, bring-up, and qualification testing</li>\n</ul>\n<ul>\n<li>Integrate these systems into the spacecraft by working closely with the rest of the team</li>\n</ul>\n<ul>\n<li>Specify, procure, and integrate third-party vendor hardware</li>\n</ul>\n<ul>\n<li>Assist in recruiting, interviewing, and hiring additional teammates to our rapidly growing team</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>BS in electrical engineering, physics, applied physics, or equivalent</li>\n</ul>\n<ul>\n<li>Passion for hardware development, including working in a fast-paced environment and hands-on design and development</li>\n</ul>\n<ul>\n<li>6+ years of experience</li>\n</ul>\n<ul>\n<li>Deep knowledge of fundamental RF concepts, such as RF circuit analysis, amplifier design, noise, linearity, radio architectures, etc</li>\n</ul>\n<ul>\n<li>Hands-on experience in designing, building, and testing RF hardware for microwave frequencies</li>\n</ul>\n<ul>\n<li>Proven completion of product from concept to production</li>\n</ul>\n<ul>\n<li>Experience with RF simulation tools (ADS, Cadence, HFSS, etc)</li>\n</ul>\n<ul>\n<li>Experience with PCB design, layout, and simulation (Altium or similar)</li>\n</ul>\n<p>Bonus requirements include:</p>\n<ul>\n<li>MS or PhD in electrical engineering, physics, applied physics, or equivalent</li>\n</ul>\n<ul>\n<li>Experience with system in package (SiP), multi-chip modules (MCM), packaged RF hybrids, etc</li>\n</ul>\n<ul>\n<li>Experience developing communications satellite payloads</li>\n</ul>\n<ul>\n<li>Experience designing SSPAs or implementing SSPA-based phased arrays</li>\n</ul>\n<ul>\n<li>Experience with designing high-reliability electronics for harsh environments such as space or automotive</li>\n</ul>\n<ul>\n<li>Antennas and electromagnetics propagation knowledge and background</li>\n</ul>\n<ul>\n<li>Experience with software-defined radios and associated skillset (mixed signal, high-speed digital)</li>\n</ul>\n<ul>\n<li>Familiarity with Python or other scripting languages used for automating test instruments</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_9aff8955-da6","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4348957006","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$170,000-$230,000 USD","x-skills-required":["RF design","electrical engineering","physics","applied physics","RF simulation tools","PCB design","layout","simulation","hands-on experience","fast-paced environment","hardware development"],"x-skills-preferred":["system in package","multi-chip modules","packaged RF hybrids","communications satellite payloads","SSPAs","phased arrays","high-reliability electronics","antennas","electromagnetics propagation","software-defined radios","mixed signal","high-speed digital","Python","scripting languages"],"datePosted":"2026-04-24T15:19:57.059Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RF design, electrical engineering, physics, applied physics, RF simulation tools, PCB design, layout, simulation, hands-on experience, fast-paced environment, hardware development, system in package, multi-chip modules, packaged RF hybrids, communications satellite payloads, SSPAs, phased arrays, high-reliability electronics, antennas, electromagnetics propagation, software-defined radios, mixed signal, high-speed digital, Python, scripting languages","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":170000,"maxValue":230000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_40b3eeba-926"},"title":"Avionics Engineer","description":"<p>As an electrical engineer on the Avionics team at Astranis, you will be responsible for designing the flight hardware that forms the backbone of our satellite&#39;s internal communication, power distribution, sensor aggregation, and flight computer systems.</p>\n<p>You&#39;ll take ownership of the full lifecycle for your hardware designs and work collaboratively with engineers across the organization to develop creative and innovative solutions that will push the envelope of satellite technology.</p>\n<p>Role:</p>\n<ul>\n<li>Design circuits and PCBs for various spacecraft subsystems</li>\n<li>Characterize, test, and validate hardware systems across the spacecraft</li>\n<li>Work within a multidisciplinary team to architecture, design, and execute for satellite avionics</li>\n<li>Assist in recruiting, interviewing, and hiring additional teammates to our rapidly-growing team</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>B.S. or M.S. in electrical or computer engineering, or equivalent technical degree</li>\n<li>2+ years experience in PCB/hardware design</li>\n<li>A passion for hardware development, including working in a fast-paced environment and hands-on design and development</li>\n<li>Demonstrated ability to personally design, build, and test hardware from scratch</li>\n<li>Strong analog/mixed-signal circuit design skill</li>\n<li>Experience with debugging circuits with embedded software, from oscilloscope to firmware</li>\n</ul>\n<p>Bonus:</p>\n<ul>\n<li>Experience with FPGAs, microcontrollers, and communication schemes (RS-485, SPI, Ethernet, I2C)</li>\n<li>Experience with C, C++, or Python</li>\n<li>Radiation effects knowledge</li>\n<li>Environmental test experience</li>\n</ul>\n<p>What we offer:</p>\n<p>All our positions offer a compensation package that includes equity and robust benefits. Base pay is just one component of Astranis&#39;s total rewards package. Your compensation also includes a significant equity package via incentive stock options, high-quality company-subsidized healthcare, disability and life insurance, 401(k) retirement planning, flexible PTO, and free on-site catered meals.</p>\n<p>Astranis pay ranges are informed and defined through professional-grade salary surveys and compensation data sources. The actual base salary offered to a successful candidate will additionally be influenced by a variety of factors including experience, credentials &amp; certifications, educational attainment, skill level requirements, and the level and scope of the position.</p>\n<p>Base Salary $105,000-$165,000 USD</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_40b3eeba-926","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4017414006","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"Base Salary $105,000-$165,000 USD","x-skills-required":["B.S. or M.S. in electrical or computer engineering","2+ years experience in PCB/hardware design","Strong analog/mixed-signal circuit design skill","Experience with debugging circuits with embedded software","FPGAs, microcontrollers, and communication schemes (RS-485, SPI, Ethernet, I2C)"],"x-skills-preferred":["Experience with C, C++, or Python","Radiation effects knowledge","Environmental test experience"],"datePosted":"2026-04-24T15:19:47.079Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"B.S. or M.S. in electrical or computer engineering, 2+ years experience in PCB/hardware design, Strong analog/mixed-signal circuit design skill, Experience with debugging circuits with embedded software, FPGAs, microcontrollers, and communication schemes (RS-485, SPI, Ethernet, I2C), Experience with C, C++, or Python, Radiation effects knowledge, Environmental test experience","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":105000,"maxValue":165000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7d3bd173-2fa"},"title":"Senior Electrical Engineer, Missiles/PCBs","description":"<p>Job Title: Senior Electrical Engineer, Missiles/PCBs</p>\n<p>Anduril Industries is a defense technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the expertise, technology, and business model of the 21st century’s most innovative companies to the defense industry, Anduril is changing how military systems are designed, built and sold.</p>\n<p>As the world enters an era of strategic competition, Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not years.</p>\n<p><strong>Key Responsibilities:</strong></p>\n<ul>\n<li>Full cycle PCB design including collecting requirements, schematic design, component selection, supervision or completion of layout, bring-up, test, debug and integration with the system.</li>\n<li>Development of fuzing circuitry for missile systems.</li>\n<li>Closely collaborate with vehicle development teams to design, document, and produce tailored fuzing systems and effectors.</li>\n<li>Develop system interconnect diagrams and define wire harnesses that connect electronic equipment within the vehicle.</li>\n<li>Provide support and collaborate within other air vehicle subsystem development constraints.</li>\n<li>Vendor surveys and evaluation to support sourcing for system components.</li>\n<li>Conduct peer-level and cross-discipline design reviews.</li>\n<li>Build up and test system components through lab, ground, and flight tests.</li>\n<li>Low level firmware development for bring-up and test.</li>\n<li>Root cause analysis in support of field operations.</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>BS or higher degree in Electrical Engineering or equivalent, with 5+ years of experience designing, testing, and troubleshooting complex board designs.</li>\n<li>Competence with test equipment such as oscilloscopes, logic analyzers, thermal chambers, current-probes, and automation of tests.</li>\n<li>Familiarity with standard interfaces such as Ethernet, CAN, I2C, SPI, PCIe, USB, etc.</li>\n<li>Familiarity with common MCU, CPU, FPGA devices and technologies.</li>\n<li>Knowledge of modern analog and digital electronics and electronic circuits.</li>\n<li>Comfortable with a variety of electronic CAD tools (Altium preferred, Eagle and others acceptable).</li>\n<li>Experience in design for signal integrity / power integrity.</li>\n<li>Knowledge of modern analog and digital electronics and electronic circuits.</li>\n<li>Test experience including data acquisition, data analysis, and project coordination.</li>\n<li>Eligible to obtain and maintain an active U.S. Secret security clearance.</li>\n<li>Ability to travel as required for testing (surges up to 25%).</li>\n<li>Passion for defending the United States and her allies.</li>\n</ul>\n<p><strong>Preferred Qualifications:</strong></p>\n<ul>\n<li>Active U.S. security clearance (DoD Secret or Top-Secret or DOE L or Q).</li>\n<li>5-10 years’ work experience as an individual contributing engineer, focused on electrical design, analysis, and testing of fuzing and/or ordnance systems.</li>\n<li>Understanding of DO-254, DO-178C, DO-160 and relevant avionics design standards for UAS.</li>\n<li>Familiarity with electrical component suppliers.</li>\n<li>Experience in UAS, missiles, or maritime programs.</li>\n<li>Experience with the DoD Weapons Safety Boards.</li>\n<li>Experience designing and scaling production of components at volume.</li>\n<li>Experience developing or testing complex electrical systems.</li>\n<li>Experience with MIL-STD-1316, MIL-STD-882E, MIL-STD-2105.</li>\n<li>Experience with JOTP-052 and JOTP-054.</li>\n<li>Experience with explosive operations and/or handling munitions.</li>\n</ul>\n<p><strong>Salary and Benefits:</strong></p>\n<p>The salary range for this role is an estimate based on a wide range of compensation factors, inclusive of base salary only. Actual salary offer may vary based on (but not limited to) work experience, education and/or training, critical skills, and/or business considerations. Highly competitive equity grants are included in the majority of full time offers; and are considered part of Anduril&#39;s total compensation package. Additionally, Anduril offers top-tier benefits for full-time employees, including:</p>\n<ul>\n<li>Healthcare Benefits - US Roles: Comprehensive medical, dental, and vision plans at little to no cost to you.</li>\n<li>UK &amp; AUS Roles: We cover full cost of medical insurance premiums for you and your dependents.</li>\n<li>IE Roles: We offer an annual contribution toward your private health insurance for you and your dependents.</li>\n<li>Income Protection: Anduril covers life and disability insurance for all employees.</li>\n<li>Generous time off: Highly competitive PTO plans with a holiday hiatus in December.</li>\n<li>Caregiver &amp; Wellness Leave is available to care for family members, bond with a new baby, or address your own medical needs.</li>\n<li>Family Planning &amp; Parenting Support: Coverage for fertility treatments (e.g., IVF, preservation), adoption, and gestational carriers, along with resources to support you and your partner from planning to parenting.</li>\n<li>Mental Health Resources: Access free mental health resources 24/7, including therapy and life coaching.</li>\n<li>Additional work-life services, such as legal and financial support, are also available.</li>\n<li>Professional Development: Annual reimbursement for professional development.</li>\n<li>Commuter Benefits: Company-funded commuter benefits based on your region.</li>\n<li>Relocation Assistance: Available depending on role eligibility.</li>\n<li>Retirement Savings Plan - US Roles: Traditional 401(k), Roth, and after-tax (mega backdoor Roth) options.</li>\n<li>UK &amp; IE Roles: Pension plan with employer match.</li>\n<li>AUS Roles: Superannuation plan.</li>\n</ul>\n<p><strong>Protecting Yourself from Recruitment Scams:</strong></p>\n<p>Anduril is committed to maintaining the integrity of our Talent acquisition process and the security of our candidates. We&#39;ve observed a rise in sophisticated phishing and fraudulent schemes where individuals impersonate Anduril representatives, luring job seekers with false interviews or job offers. These scammers often attempt to extract payment or sensitive personal information. To ensure your safety and help you navigate your job search with confidence, please keep the following critical points in mind:</p>\n<ul>\n<li>No Financial Requests: Anduril will never solicit payment or demand personal financial details (such as banking information, credit card numbers, or social security numbers) at any stage of our hiring process. Our legitimate recruitment is entirely free for candidates.</li>\n<li>Please always verify communications:</li>\n</ul>\n<p>Direct from Anduril: If you receive an email from one of our recruiters, it will only come from an @anduril.com address. Via Agency Partner: If contacted by a recruiting agency for an Anduril role, their email will clearly identify their agency. If you suspect any suspicious activity, please verify the agency&#39;s authenticity by reaching out to contact@anduril.com. Exercise Caution with Unsolicited Outreach: If you receive any communication that appears suspicious, contains grammatical errors, or makes unusual requests, do not engage. Always confirm the sender&#39;s email domain is @anduril.com before providing any personal information or clicking on links. What to Do If You Suspect Fraud: Should you encounter any questionable or fraudulent outreach claiming to be from Anduril, please report it immediately to contact@anduril.com. Your proactive caution is invaluable in protecting your personal information and upholding the security and trustworthiness of our recruitment efforts.</p>\n<p><strong>Data Privacy:</strong></p>\n<p>To view Anduril&#39;s candidate data privacy policy, please visit https://anduril.com/applicant-privacy-notice.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7d3bd173-2fa","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Industries","sameAs":"https://anduril.com/","logo":"https://logos.yubhub.co/anduril.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/4991170007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$146,000-$194,000 USD","x-skills-required":["Electrical Engineering","PCB Design","Fuzing Circuitry","Autonomy","AI","Computer Vision","Sensor Fusion","Networking Technology","Test Equipment","Oscilloscopes","Logic Analyzers","Thermal Chambers","Current-Probes","Automation of Tests","Standard Interfaces","Ethernet","CAN","I2C","SPI","PCIe","USB","Common MCU","CPU","FPGA Devices","Modern Analog and Digital Electronics","Electronic Circuits","Signal Integrity","Power Integrity","Data Acquisition","Data Analysis","Project Coordination","US Secret Security Clearance","Travel","Passion for Defending the United States and Her Allies"],"x-skills-preferred":["Active US Security Clearance","DO-254","DO-178C","DO-160","Avionics Design Standards","UAS","Missiles","Maritime Programs","DoD Weapons Safety Boards","Explosive Operations","Handling Munitions","MIL-STD-1316","MIL-STD-882E","MIL-STD-2105","JOTP-052","JOTP-054"],"datePosted":"2026-04-24T15:19:33.337Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Costa Mesa, California, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Electrical Engineering, PCB Design, Fuzing Circuitry, Autonomy, AI, Computer Vision, Sensor Fusion, Networking Technology, Test Equipment, Oscilloscopes, Logic Analyzers, Thermal Chambers, Current-Probes, Automation of Tests, Standard Interfaces, Ethernet, CAN, I2C, SPI, PCIe, USB, Common MCU, CPU, FPGA Devices, Modern Analog and Digital Electronics, Electronic Circuits, Signal Integrity, Power Integrity, Data Acquisition, Data Analysis, Project Coordination, US Secret Security Clearance, Travel, Passion for Defending the United States and Her Allies, Active US Security Clearance, DO-254, DO-178C, DO-160, Avionics Design Standards, UAS, Missiles, Maritime Programs, DoD Weapons Safety Boards, Explosive Operations, Handling Munitions, MIL-STD-1316, MIL-STD-882E, MIL-STD-2105, JOTP-052, JOTP-054","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":146000,"maxValue":194000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_88e5690c-ff5"},"title":"Senior Electrical Engineer","description":"<p>As a senior electrical engineer on the Avionics team at Astranis, you will lead designs for the sub-systems that form the backbone of our satellites&#39; internal communication, power distribution, sensor aggregation, and flight computer systems.</p>\n<p>Your responsibilities will include:</p>\n<p>Architecting, designing, and developing space and radiation-tolerant and highly reliable electronics that will support the operation of our satellites Driving electronics design from concept development, requirements gathering, architecture definition, component selection, schematic capture, layout, simulation, DFx, bringup, verification, and through to qualification Collaborating with a multidisciplinary team of mechanical, thermal, software, RTL, RF, GNC, and manufacturing engineers to solve challenging problems and develop innovative and creative solutions Working closely with our CMs to ensure designs are manufacturable, built on-time, and meet Astranis&#39;s quality and reliability needs Developing and maintaining schedules and ensuring that project stakeholders are regularly informed Helping build optimal processes for hardware development and collaboration across the company Assisting in recruiting, interviewing, and hiring additional teammates to our rapidly-growing team.</p>\n<p>Requirements include:</p>\n<p>A B.S. or higher in electrical or computer engineering, or similar technical degree 8+ years of professional experience with fast-paced product design cycles 8+ years of board-level experience designing hardware from concept through production A passion for hardware development, including working in a fast-paced environment and hands-on design and development Demonstrated ability to design, build, and test hardware from scratch Strong analog/mixed-signal circuit design skills Don&#39;t meet all the requirements? Not a problem. Please apply even if you don&#39;t meet all these criteria.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_88e5690c-ff5","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4359279006","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$145,000-$235,000 USD","x-skills-required":["B.S. or higher in electrical or computer engineering","8+ years of professional experience with fast-paced product design cycles","8+ years of board-level experience designing hardware from concept through production","Analog/mixed-signal circuit design skills","Space and radiation-tolerant electronics design"],"x-skills-preferred":["FPGA design","Microcontroller programming","Communication schemes (RS-485, SPI, Ethernet, I2C)","Radiation effects knowledge","Environmental test experience"],"datePosted":"2026-04-24T15:19:30.989Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"B.S. or higher in electrical or computer engineering, 8+ years of professional experience with fast-paced product design cycles, 8+ years of board-level experience designing hardware from concept through production, Analog/mixed-signal circuit design skills, Space and radiation-tolerant electronics design, FPGA design, Microcontroller programming, Communication schemes (RS-485, SPI, Ethernet, I2C), Radiation effects knowledge, Environmental test experience","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":145000,"maxValue":235000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_50e9d1ba-e81"},"title":"Senior Electrical Engineer, Maneuver Dominance","description":"<p>Anduril Industries is seeking a Senior Electrical Engineer to join the Maneuver Dominance team at our Costa Mesa HQ. The Maneuver Dominance (MD) Team at Anduril develops aerial robotic systems designed to operate in large coordinated teams in concert with ground maneuver forces. We leverage existing Anduril drone platforms like Ghost, Altius, or Roadrunner, in addition to bringing 3rd party platforms into Anduril’s Lattice ecosystem. We develop perception and autonomy algorithms to solve some of the hardest problems facing our customers.</p>\n<p>As a Senior Electrical Engineer, you will be responsible for designing and supporting the integration of various subsystems, supporting testing efforts, and ensuring overall system performance meets the required specifications and standards. You will work closely with the program leadership and a wide spectrum of cross-departments as part of a team focused on solving hard problems and changing the industry forever.</p>\n<p>Key Responsibilities:</p>\n<ul>\n<li>Full cycle PCB design including collecting requirements, schematic design, component selection, supervision or completion of layout, bring-up, test, debug and system integration</li>\n<li>Troubleshoot issues that span the electrical and software boundaries, with solid skills using both lab equipment (Oscilloscopes, DMM, etc.) and basic software debugging tools</li>\n<li>Development of payloads and subsystems (sensors, payload interfaces, power management, and networking)</li>\n<li>Develop system interconnect diagrams and define wire harnesses that connect electronic equipment within a subsystem</li>\n<li>Work closely with other electrical, mechanical, software, firmware, and test engineers to deliver fully functional products</li>\n<li>Work in a fast-paced environment supporting new developments and customer operated hardware</li>\n<li>Conduct peer-level and cross-discipline design reviews</li>\n<li>Design and support the integration &amp; testing of an rotorcraft system through TRLs 3-8.</li>\n<li>Conduct vehicle platform system design &amp; analysis as required by your supported program or effort</li>\n<li>Conduct design reviews, perform requirements analysis, and plan system verification to ensure compliance with project goals and industry standards</li>\n<li>Work within a dynamic team of multidisciplinary engineers and specialists throughout the life of product design, integration, and test effort</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor’s Degree in Electrical Engineering or equivalent with 4+ years of experience designing, testing, and troubleshooting complex board designs</li>\n<li>Knowledge of modern analog and digital electronics and electronic circuits.</li>\n<li>Competence with test equipment such as oscilloscopes, logic analyzers, thermal chambers, current-probes, and automation of tests.</li>\n<li>Familiarity with standard interfaces such as Ethernet, CAN, I2C, SPI, PCIe, USB, etc.</li>\n<li>Familiarity with common MCU, CPU, FPGA devices and technologies.</li>\n<li>Familiarity with software development processes and tools such as git, Github, JIRA, etc</li>\n<li>Comfortable with a variety of electronic CAD tools (Altium preferred, Eagle and others acceptable)</li>\n<li>Experience in design for signal integrity / power integrity</li>\n<li>Experience with battery systems and ability to support alternate battery systems design</li>\n<li>Experience with high reliability systems</li>\n<li>Experience with radio frequency-based systems</li>\n<li>Experience with rapid payload/sensor integration</li>\n<li>Experience in designing and integrating high power electronics</li>\n<li>Experience in fieldable system design</li>\n<li>Comfortable in conducting worst case circuit or uncertainty analysis</li>\n<li>High-ownership and a bias toward action – if you see a problem, you want to solve and fix it</li>\n<li>Eligible to obtain and maintain an active U.S. Secret security clearance</li>\n<li>Ability to travel 25% with potential surges above 25%</li>\n</ul>\n<p>Preferred Qualifications:</p>\n<ul>\n<li>Experience designing electrical and power systems for autonomous rotorcraft.</li>\n<li>Experience with battery systems both primary and secondary chemistries.</li>\n<li>Experience with High Voltage Power Electronics.</li>\n<li>Experience with inverters and high power electric motors.</li>\n<li>Understanding of MIL-STD-461, MIL-STD-810G</li>\n<li>Outstanding leadership and interpersonal skills</li>\n<li>Familiarity with running a qualification campaign for flight hardware</li>\n<li>Familiarity with designing for rugged environments</li>\n<li>Experience with electro-mechanical and electrical design concepts</li>\n<li>Experience with Formula SAE, Baja SAE, Design Build Fly, etc.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_50e9d1ba-e81","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Industries","sameAs":"https://www.andurilindustries.com/","logo":"https://logos.yubhub.co/andurilindustries.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/5072608007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$146,000-$220,000 USD","x-skills-required":["PCB design","electrical engineering","mechanical engineering","software development","test equipment","standard interfaces","MCU, CPU, FPGA devices","software development processes","electronic CAD tools","signal integrity","power integrity","battery systems","high reliability systems","radio frequency-based systems","rapid payload/sensor integration","high power electronics","fieldable system design","worst case circuit or uncertainty analysis","U.S. Secret security clearance"],"x-skills-preferred":["autonomous rotorcraft","High Voltage Power Electronics","inverters","high power electric motors","MIL-STD-461","MIL-STD-810G","leadership","interpersonal skills","qualification campaign","rugged environments","electro-mechanical and electrical design concepts","Formula SAE","Baja SAE","Design Build Fly"],"datePosted":"2026-04-24T15:19:13.078Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Costa Mesa, California, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"PCB design, electrical engineering, mechanical engineering, software development, test equipment, standard interfaces, MCU, CPU, FPGA devices, software development processes, electronic CAD tools, signal integrity, power integrity, battery systems, high reliability systems, radio frequency-based systems, rapid payload/sensor integration, high power electronics, fieldable system design, worst case circuit or uncertainty analysis, U.S. Secret security clearance, autonomous rotorcraft, High Voltage Power Electronics, inverters, high power electric motors, MIL-STD-461, MIL-STD-810G, leadership, interpersonal skills, qualification campaign, rugged environments, electro-mechanical and electrical design concepts, Formula SAE, Baja SAE, Design Build Fly","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":146000,"maxValue":220000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_44f5e15a-2ae"},"title":"Senior Electrical Engineer, Sensor Systems","description":"<p>Anduril Industries is seeking a Senior Electrical Engineer, Sensor Systems to join their team. The successful candidate will design, test, and validate Battery Management Systems (BMS) for autonomous vehicles. They will also be responsible for vehicle-level integrations, complete lifecycle design from concept through production, and full cycle PCB design including collecting requirements, schematic design, component selection, supervision or completion of layout, bring-up, test, debug, and integration with the system.</p>\n<p>Develop system interconnect diagrams and define wire harnesses that connect electronic equipment. Conduct peer-level and cross-discipline design reviews. Build up and test of engine system components through lab, ground, and flight tests. Root cause analysis in support of field operations.</p>\n<p>The ideal candidate will have a Bachelor&#39;s Degree in Electrical Engineering or equivalent, with 5+ years of experience designing, testing, and troubleshooting complex board designs. They should have a strong background in circuit design, including components, and mixed-signals design. Experience with sensor integration, design experience in UAS, power electronics, converter design, or powertrain, and competence with test equipment such as oscilloscopes, logic analyzers, thermal chambers, current-probes, and automation of tests.</p>\n<p>Familiarity with standard interfaces such as CAN, I2C, SPI, etc. Comfortable with a variety of electronic CAD tools (Altium preferred, Eagle and others acceptable). Experience in EMI testing. Eligible to obtain and maintain an active U.S. Secret security clearance.</p>\n<p>Preferred qualifications include performed environmental testing in previous positions for military and/or commercial industry, previous experience working on BMS, knowledge and test execution per MIL-STD-810 and/or MIL-STD-461 US.</p>\n<p>The salary range for this role is $140,000-$213,000 USD per year. Highly competitive equity grants are included in the majority of full-time offers. Additionally, Anduril offers top-tier benefits for full-time employees, including comprehensive medical, dental, and vision plans at little to no cost to you, income protection, generous time off, caregiver and wellness leave, family planning and parenting support, mental health resources, professional development, commuter benefits, relocation assistance, and retirement savings plan.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_44f5e15a-2ae","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Industries","sameAs":"https://anduril.com","logo":"https://logos.yubhub.co/anduril.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/5099404007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$140,000-$213,000 USD","x-skills-required":["Battery Management Systems (BMS)","Autonomous vehicles","Circuit design","Mixed-signals design","Sensor integration","UAS","Power electronics","Converter design","Powertrain","Test equipment","Oscilloscopes","Logic analyzers","Thermal chambers","Current-probes","Automation of tests","Standard interfaces","CAN","I2C","SPI","Electronic CAD tools","Altium","Eagle","EMI testing","MIL-STD-810","MIL-STD-461 US"],"x-skills-preferred":["Environmental testing","BMS experience","Knowledge and test execution per MIL-STD-810 and/or MIL-STD-461 US"],"datePosted":"2026-04-24T15:19:02.460Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Costa Mesa, California, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Battery Management Systems (BMS), Autonomous vehicles, Circuit design, Mixed-signals design, Sensor integration, UAS, Power electronics, Converter design, Powertrain, Test equipment, Oscilloscopes, Logic analyzers, Thermal chambers, Current-probes, Automation of tests, Standard interfaces, CAN, I2C, SPI, Electronic CAD tools, Altium, Eagle, EMI testing, MIL-STD-810, MIL-STD-461 US, Environmental testing, BMS experience, Knowledge and test execution per MIL-STD-810 and/or MIL-STD-461 US","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":140000,"maxValue":213000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0da0fd05-ba0"},"title":"Communications/DSP Associate Engineer (Summer 2026)","description":"<p>Job Title: Communications/DSP Associate Engineer (Summer 2026)</p>\n<p>Astranis is seeking a highly motivated and detail-oriented Communications/DSP Associate Engineer to join our team for a 12-week internship. As a Communications/DSP Associate Engineer, you will have the opportunity to work on hard problems and contribute to the design and development of custom software-defined radio hardware.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Design signal processing for custom software-defined radio hardware (e.g., channelization, equalization, PA linearization, gain control, carrier synchronization, symbol mapping, framing, channel coding/FEC, etc.)</li>\n<li>Work closely with FPGA developers to implement and test the signal processing on radio hardware</li>\n<li>Model the end-to-end radio system from earth to space, and back</li>\n<li>Drive radio architecture trade studies, run link budgets, optimize the radio system for maximum performance for dozens of markets and use cases around the world</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>A passion for working in a fast-paced environment and constantly learning</li>\n<li>Strong fundamentals in &#39;signals and systems&#39; (basic transforms, filters, aliasing, analysis in both continuous and discrete domains, interpolation, decimation, etc.)</li>\n<li>Strong fundamentals in digital communications (modulation, coding, synchronization, fading, doppler, multiple access, channel capacity, etc.)</li>\n<li>Familiar with software development (some experience writing software for DSP, MCU, and/or FPGA, experience in one or more scripting languages)</li>\n<li>Familiar with analog concepts (amplifiers, analog filters, gain and delay variation, reflections, compression, etc.)</li>\n<li>Experience working with signal generator, signal analyzer, network analyzer, oscilloscope, etc.</li>\n<li>US Citizenship or Green Card</li>\n</ul>\n<p>Bonus:</p>\n<ul>\n<li>Experience with software-defined radios</li>\n<li>Experience with Python</li>\n<li>Experience with GNU Radio</li>\n<li>Experience with FPGA development (and/or embedded C)</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0da0fd05-ba0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4619717006","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"internship","x-salary-range":"$1,925 per week","x-skills-required":["signal processing","software-defined radio","FPGA development","digital communications","analog concepts"],"x-skills-preferred":["Python","GNU Radio","embedded C"],"datePosted":"2026-04-24T15:18:44.002Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"INTERN","occupationalCategory":"Engineering","industry":"Technology","skills":"signal processing, software-defined radio, FPGA development, digital communications, analog concepts, Python, GNU Radio, embedded C","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":1925,"maxValue":1925,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a7bc7922-86a"},"title":"Electrical Engineer, Maneuver Dominance","description":"<p>Job Title: Electrical Engineer, Maneuver Dominance</p>\n<p>We are seeking a highly skilled Electrical Engineer to join our Maneuver Dominance team at our Costa Mesa HQ. As an Electrical Engineer, you will work closely with the program leadership and a wide spectrum of cross-departments as part of a team focused on solving hard problems and changing the industry forever.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Full cycle aircraft systems electrical design and integration including requirements capture, system architecture design, equipment selection, supervision or completion of wire harness build, bring-up, test, and rework.</li>\n</ul>\n<ul>\n<li>Troubleshoot issues that span the electrical and software boundaries, with solid skills using both lab equipment (Oscilloscopes, DMM, etc.) and basic software debugging tools.</li>\n</ul>\n<ul>\n<li>Development of payloads and subsystems (sensors, payload interfaces, power management, and networking).</li>\n</ul>\n<ul>\n<li>Develop system interconnect diagrams and define wire harnesses that connect electronic equipment within a subsystem.</li>\n</ul>\n<ul>\n<li>Work closely with other electrical, mechanical, software, firmware, and test engineers to deliver fully functional products.</li>\n</ul>\n<ul>\n<li>Work in a fast-paced environment supporting new developments and customer operated hardware.</li>\n</ul>\n<ul>\n<li>Conduct peer-level and cross-discipline design reviews.</li>\n</ul>\n<ul>\n<li>Design and support the integration &amp; testing of an rotorcraft system through TRLs 3-8.</li>\n</ul>\n<ul>\n<li>Conduct vehicle platform system design &amp; analysis as required by your supported program or effort.</li>\n</ul>\n<ul>\n<li>Conduct design reviews, perform requirements analysis, and plan system verification to ensure compliance with project goals and industry standards.</li>\n</ul>\n<ul>\n<li>Work within a dynamic team of multidisciplinary engineers and specialists throughout the life of product design, integration, and test effort.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor’s Degree in Electrical Engineering or equivalent.</li>\n</ul>\n<ul>\n<li>3+ years of experience (non-internship) designing, testing, and troubleshooting complex board designs.</li>\n</ul>\n<ul>\n<li>Knowledge of modern analog and digital electronics and electronic circuits.</li>\n</ul>\n<ul>\n<li>Competence with test equipment such as oscilloscopes, logic analyzers, thermal chambers, current-probes, and automation of tests.</li>\n</ul>\n<ul>\n<li>Familiarity with standard interfaces such as Ethernet, CAN, I2C, SPI, PCIe, USB, etc.</li>\n</ul>\n<ul>\n<li>Familiarity with common MCU, CPU, FPGA devices and technologies.</li>\n</ul>\n<ul>\n<li>Familiarity with software development processes and tools such as git, Github, JIRA, etc.</li>\n</ul>\n<ul>\n<li>Comfortable with a variety of electronic CAD tools (Altium preferred, Eagle and others acceptable).</li>\n</ul>\n<ul>\n<li>Experience in design for signal integrity / power integrity.</li>\n</ul>\n<ul>\n<li>Experience with battery systems and ability to support alternate battery systems design.</li>\n</ul>\n<ul>\n<li>Experience with high reliability systems.</li>\n</ul>\n<ul>\n<li>Experience with radio frequency-based systems.</li>\n</ul>\n<ul>\n<li>Experience with rapid payload/sensor integration.</li>\n</ul>\n<ul>\n<li>Experience in designing and integrating high power electronics.</li>\n</ul>\n<ul>\n<li>Experience in fieldable system design.</li>\n</ul>\n<ul>\n<li>Comfortable in conducting worst case circuit or uncertainty analysis.</li>\n</ul>\n<ul>\n<li>High-ownership and a bias toward action – if you see a problem, you want to solve and fix it.</li>\n</ul>\n<ul>\n<li>Eligible to obtain and maintain an active U.S. Secret security clearance.</li>\n</ul>\n<ul>\n<li>Ability to travel 25% with potential surges above 25%.</li>\n</ul>\n<p>Preferred Qualifications:</p>\n<ul>\n<li>Experience designing electrical and power systems for autonomous rotorcraft.</li>\n</ul>\n<ul>\n<li>Experience with battery systems both primary and secondary chemistries.</li>\n</ul>\n<ul>\n<li>Experience with High Voltage Power Electronics.</li>\n</ul>\n<ul>\n<li>Experience with inverters and high power electric motors.</li>\n</ul>\n<ul>\n<li>Understanding of MIL-STD-461, MIL-STD-810G.</li>\n</ul>\n<ul>\n<li>Outstanding leadership and interpersonal skills.</li>\n</ul>\n<ul>\n<li>Familiarity with running a qualification campaign for flight hardware.</li>\n</ul>\n<ul>\n<li>Familiarity with designing for rugged environments.</li>\n</ul>\n<ul>\n<li>Experience with electro-mechanical and electrical design concepts.</li>\n</ul>\n<ul>\n<li>Experience with Formula SAE, Baja SAE, Design Build Fly, etc.</li>\n</ul>\n<p>Salary Range: $132,000-$171,000 USD</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a7bc7922-86a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Industries","sameAs":"https://www.andurilindustries.com/","logo":"https://logos.yubhub.co/andurilindustries.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/4687724007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$132,000-$171,000 USD","x-skills-required":["electrical engineering","analog and digital electronics","electronic circuits","test equipment","standard interfaces","MCU, CPU, FPGA devices","software development processes","electronic CAD tools","signal integrity","power integrity","battery systems","high reliability systems","radio frequency-based systems","rapid payload/sensor integration","high power electronics","fieldable system design","worst case circuit or uncertainty analysis"],"x-skills-preferred":["autonomous rotorcraft","High Voltage Power Electronics","inverters","high power electric motors","MIL-STD-461","MIL-STD-810G","leadership","interpersonal skills","qualification campaign","rugged environments","electro-mechanical and electrical design concepts","Formula SAE","Baja SAE","Design Build Fly"],"datePosted":"2026-04-24T15:18:37.777Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Costa Mesa, California, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"electrical engineering, analog and digital electronics, electronic circuits, test equipment, standard interfaces, MCU, CPU, FPGA devices, software development processes, electronic CAD tools, signal integrity, power integrity, battery systems, high reliability systems, radio frequency-based systems, rapid payload/sensor integration, high power electronics, fieldable system design, worst case circuit or uncertainty analysis, autonomous rotorcraft, High Voltage Power Electronics, inverters, high power electric motors, MIL-STD-461, MIL-STD-810G, leadership, interpersonal skills, qualification campaign, rugged environments, electro-mechanical and electrical design concepts, Formula SAE, Baja SAE, Design Build Fly","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":132000,"maxValue":171000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cb0e4862-bd7"},"title":"Optical Systems Engineer","description":"<p>Anduril Industries is a defence technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the expertise, technology, and business model of the 21st century&#39;s most innovative companies to the defence industry, Anduril is changing how military systems are designed, built and sold.</p>\n<p>The Anduril Imaging team develops state-of-the-art imaging systems across both hardware and software, deployed to tackle the most significant security challenges of America and its allies.</p>\n<p>Anduril Imaging&#39;s System Engineering team is seeking a Systems Engineer to join our team. The System Engineering team is responsible for system architecture definition, trade analyses, and modeling/validating system performance for land, sea, air, and space EO/IR applications.</p>\n<p>In this role, you will be responsible for defining active EO/IR system architectures. You will perform radiometric performance modeling as well as laboratory, ground, and flight testing. To predict real-world performance, you will also model atmospheric and environmental effects for land, sea, and air targets.</p>\n<p>You will leverage your analyses to inform system-level architectural trades. As needed, you will also lead small teams of engineers from concept ideation through system definition and development.</p>\n<p>You should have a track record of successfully working on fast-paced, highly technical, interdisciplinary teams. Proficiency in analytical toolchains or languages (e.g., MATLAB, Python) is required. Experience with industry standard EO/IR modeling software packages (e.g. MODTRAN, SPIRITS, AFSIM) is a plus.</p>\n<p>Key Responsibilities:</p>\n<ul>\n<li>Define system architectures via detailed trade studies and analyses.</li>\n</ul>\n<ul>\n<li>Adapt or derive physics-based models of sensor system performance and derive requirements based on those models.</li>\n</ul>\n<ul>\n<li>Take ownership over the development of prototype sensor systems in a lab environment.</li>\n</ul>\n<ul>\n<li>Support both laboratory-based and field-based experiments and demonstrations.</li>\n</ul>\n<ul>\n<li>Engage technically with the hardware, software, and mission teams to define, integrate, and deliver high performance systems to our customers.</li>\n</ul>\n<ul>\n<li>Validate models against laboratory and real-world data.</li>\n</ul>\n<ul>\n<li>Coordinate and communicate with both external &amp; internal stakeholders with varying degrees of technical background.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Model development and validation in one or more domains relevant to remote sensing.</li>\n</ul>\n<ul>\n<li>Ability to decompose complex systems into functional parts, with clearly defined interfaces and requirements for each.</li>\n</ul>\n<ul>\n<li>Experience in system design and development from initial concept through test and delivery to customer.</li>\n</ul>\n<ul>\n<li>Strong laboratory skills (rapid prototyping, design of experiments) and familiarity with opto-electrical test and measurement equipment.</li>\n</ul>\n<ul>\n<li>Willingness to travel to test sites, as needed.</li>\n</ul>\n<ul>\n<li>Must be able to obtain and hold a U.S. security clearance.</li>\n</ul>\n<p>Preferred Qualifications:</p>\n<ul>\n<li>Knowledge of current and next-generation advanced sensing systems and platforms.</li>\n</ul>\n<ul>\n<li>Active and passive sensing domain experience (e.g., LiDAR, EO/IR, Radar).</li>\n</ul>\n<ul>\n<li>Experience with laser systems, including opto-mechanical scanning and beam steering techniques.</li>\n</ul>\n<ul>\n<li>Knowledge of electro-mechanical control systems, including their performance requirements and verification methodologies.</li>\n</ul>\n<ul>\n<li>Experience with LiDAR/Radar signal processing techniques, and knowledge of their implementation on real-time embedded platforms (FPGA, MCU, etc.).</li>\n</ul>\n<ul>\n<li>Experience with signature and/or scenario modeling/software packages (MODTRAN, SPIRITS, AFSIM).</li>\n</ul>\n<p>Salary: The salary range for this role is an estimate based on a wide range of compensation factors, inclusive of base salary only. Actual salary offer may vary based on (but not limited to) work experience, education and/or training, critical skills, and/or business considerations.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cb0e4862-bd7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Industries","sameAs":"https://www.anduril.com/","logo":"https://logos.yubhub.co/anduril.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/5115664007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$166,000-$220,000 USD","x-skills-required":["Model development and validation","System architecture definition","Trade analyses","Radiometric performance modeling","Laboratory, ground, and flight testing","Atmospheric and environmental effects modeling","System-level architectural trades","Analytical toolchains or languages (e.g., MATLAB, Python)","Industry standard EO/IR modeling software packages (e.g. MODTRAN, SPIRITS, AFSIM)"],"x-skills-preferred":["Knowledge of current and next-generation advanced sensing systems and platforms","Active and passive sensing domain experience (e.g., LiDAR, EO/IR, Radar)","Experience with laser systems, including opto-mechanical scanning and beam steering techniques","Knowledge of electro-mechanical control systems, including their performance requirements and verification methodologies","Experience with LiDAR/Radar signal processing techniques, and knowledge of their implementation on real-time embedded platforms (FPGA, MCU, etc.)","Experience with signature and/or scenario modeling/software packages (MODTRAN, SPIRITS, AFSIM)"],"datePosted":"2026-04-24T15:18:31.986Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Lexington, Massachusetts, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Model development and validation, System architecture definition, Trade analyses, Radiometric performance modeling, Laboratory, ground, and flight testing, Atmospheric and environmental effects modeling, System-level architectural trades, Analytical toolchains or languages (e.g., MATLAB, Python), Industry standard EO/IR modeling software packages (e.g. MODTRAN, SPIRITS, AFSIM), Knowledge of current and next-generation advanced sensing systems and platforms, Active and passive sensing domain experience (e.g., LiDAR, EO/IR, Radar), Experience with laser systems, including opto-mechanical scanning and beam steering techniques, Knowledge of electro-mechanical control systems, including their performance requirements and verification methodologies, Experience with LiDAR/Radar signal processing techniques, and knowledge of their implementation on real-time embedded platforms (FPGA, MCU, etc.), Experience with signature and/or scenario modeling/software packages (MODTRAN, SPIRITS, AFSIM)","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":166000,"maxValue":220000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_4cb9883f-fd1"},"title":"Senior Electrical Engineer, Drones","description":"<p>We are looking for a Senior Electrical Engineer to join our team! As a Senior Electrical Engineer, you will design embedded control electronics from concept to production, including hardware selection, schematic &amp; PCB design, board bring-up, and system level integration. You will troubleshoot issues that span the electrical and software boundaries, with solid skills using both lab equipment (Oscilloscopes, DMM, etc.) and software debugging tools. You will work closely with other electrical, mechanical, software, firmware, and test engineers to deliver fully functional products. You will work in a fast-paced environment supporting new developments, active deployments, and customer-operated hardware. You will concurrently manage involvement in multiple projects at various stages.</p>\n<p>Required qualifications include a Bachelor&#39;s Degree in Electrical Engineering, Computer Engineering, or equivalent, and 8+ years of experience designing, testing, and troubleshooting complex embedded systems and products from concept to production. Demonstrated experience designing mixed signal circuits is also required. Competence with test equipment such as oscilloscopes, logic analyzers, debuggers, current-probes, and automation of tests is necessary. Exceptional organization and communication skills (both written and oral) are also required. Proficient with Altium Designer or equivalent electronic design automation design tools is necessary. Proven experience working in a fast-paced, high-ownership environment is also required. U.S. Person status is required as this position needs to access export-controlled data.</p>\n<p>Preferred qualifications include proficiency with C, familiarity with software development processes and tools such as git, Github, JIRA, etc., experience with developing for a safety-critical environment, experience working on products used in tough environments (automotive, aerospace, defense, etc.), and knowledge of embedded software development, including use of timers, interrupts, hardware peripherals such as SPI controllers and ADCs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_4cb9883f-fd1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril","sameAs":"https://www.anduril.com/","logo":"https://logos.yubhub.co/anduril.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/5016709007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$146,000-$194,000 USD","x-skills-required":["embedded control electronics","hardware selection","schematic & PCB design","board bring-up","system level integration","lab equipment","software debugging tools","mixed signal circuits","test equipment","Altium Designer","electronic design automation design tools"],"x-skills-preferred":["C","git","Github","JIRA","software development processes","safety-critical environment","SPI controllers","ADCs"],"datePosted":"2026-04-24T15:18:25.069Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Costa Mesa, California, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"embedded control electronics, hardware selection, schematic & PCB design, board bring-up, system level integration, lab equipment, software debugging tools, mixed signal circuits, test equipment, Altium Designer, electronic design automation design tools, C, git, Github, JIRA, software development processes, safety-critical environment, SPI controllers, ADCs","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":146000,"maxValue":194000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_44b70cc2-162"},"title":"Electrical Engineer, Intelligence Systems","description":"<p>We are looking for an Electrical Engineer to join our rapidly growing team in Reston, Virginia. In this role, you will be responsible for designing, developing, augmenting, adapting, troubleshooting, and managing fabrication of printed circuit boards (PCB) through to working electronic devices.</p>\n<p>The PCB designs you support will be complex, multilayer printed circuit boards that meet rigorous performance and reliability standards. You will collaborate closely with cross-functional teams, including AIS and program leadership, project managers, electrical &amp; mechanical engineers, software engineers, vendors, suppliers, and manufacturers to develop and deliver innovative solutions and ensure seamless integration of completed electronics, firmware, and application software into final deliverable products.</p>\n<p>This position will require the ability to work on both existing and new designs, troubleshoot and reverse engineer existing PCB designs, and have a strong understanding of the manufacturing process. You will need to work within tight timelines and resource constraints.</p>\n<p>Key Responsibilities:</p>\n<ul>\n<li>Work directly with project managers to produce PCB designs supporting AIS programs</li>\n<li>Apply modern design standards and guidelines to create highly reliable, highly manufacturable assemblies</li>\n<li>Implement designs that can support reuse of existing System-on-Chip, System-on-Module cores, or all new designs, as needed, that focus on edge computation, FPGA, deployment, high precision sensors, RF, and both low and high-power designs</li>\n<li>Own the end-to-end design-to-manufacture pipeline and bill of material (BOM), coordinating external PCB design and manufacturing, and assembly, as needed, across multiple fabrication and assembly houses</li>\n<li>Work in a fast-paced environment, juggling multiple concurrent projects and customers</li>\n<li>Work well on your own and as part of interdisciplinary teams</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor’s degree in electrical engineering or similar and 5+ years of professional experience in PCB design</li>\n<li>Ability to read and interpret schematics and apply best practices appropriate for each design</li>\n<li>Expertise in PCB fabrication processes, limitations, design rules, and best practices</li>\n<li>Experience using Altium Designer CAD tools</li>\n<li>Experience developing component libraries and library management</li>\n<li>Experience reworking existing physical and soft PCB designs into different form factors</li>\n<li>Experience with a variety of board types, including high density and high layer count (greater than 16) digital designs, power electronics, flex circuits, and RF circuits</li>\n<li>Experience with high-density interconnect (HDI) and thicker boards (greater than 1.6mm)</li>\n<li>Experience with high-speed digital interfaces and controlled impedance routing requirements like USB, PCIe, Ethernet, SERDES, and DDR memory</li>\n<li>Strong communication skills</li>\n<li>Currently possesses and is able to maintain an active U.S. Top Secret SCI security clearance with Full Scope Polygraph</li>\n</ul>\n<p>Preferred Qualifications:</p>\n<ul>\n<li>5+ years of professional experience in PCB design</li>\n<li>Familiarity with other design tools such as OrCAD, Cadence, or Allegro</li>\n<li>Experience in applying relevant IPC standards, CID, CID+ certification</li>\n<li>Experience with high-pin count packages (FPGA fanout)</li>\n<li>Experience with signal and power integrity rules and their effect on layout</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_44b70cc2-162","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Industries","sameAs":"https://www.anduril.com/","logo":"https://logos.yubhub.co/anduril.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/5115117007","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$129,000-$171,000 USD","x-skills-required":["Altium Designer","PCB design","schematics","PCB fabrication","design rules","component libraries","library management","high-density interconnect","thicker boards","high-speed digital interfaces","controlled impedance routing","USB","PCIe","Ethernet","SERDES","DDR memory"],"x-skills-preferred":["OrCAD","Cadence","Allegro","IPC standards","CID","CID+ certification","high-pin count packages","signal integrity","power integrity"],"datePosted":"2026-04-24T15:18:21.485Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Reston, Virginia, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Altium Designer, PCB design, schematics, PCB fabrication, design rules, component libraries, library management, high-density interconnect, thicker boards, high-speed digital interfaces, controlled impedance routing, USB, PCIe, Ethernet, SERDES, DDR memory, OrCAD, Cadence, Allegro, IPC standards, CID, CID+ certification, high-pin count packages, signal integrity, power integrity","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":129000,"maxValue":171000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cd9b4525-d64"},"title":"Senior Electrical Engineer","description":"<p>The Anduril Battlespace Awareness Radar team is seeking an experienced Senior Electrical Engineer to transform ambitious concepts into manufacturable reality for the next generation of US radars. In this role, you will design high-speed mixed-signal architectures and circuits, manage signal integrity in complex PCBs, and mature prototypes into products.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Designing combinations of high-speed digital, precision analog, RF, and high-power architectures</li>\n<li>Designing embedded electronics from concept to functional prototype, including hardware selection, schematic &amp; PCB design, board bring-up, and system level integration</li>\n<li>Troubleshooting issues that span the electrical and software boundaries, with solid skills using both lab equipment (Oscilloscopes, DMM, etc.) and basic software debugging tools</li>\n<li>Working with modern SoCs and networking hardware to build Anduril platforms</li>\n<li>Collaborating with firmware/software engineers for processor/peripheral selection, board bring up, and troubleshooting</li>\n<li>Working closely with other electrical, mechanical, software, firmware, and test engineers to deliver fully functional products</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>Bachelor’s Degree in Electrical Engineering</li>\n<li>8+ years of experience designing, testing, and troubleshooting complex hardware, embedded systems, and products</li>\n<li>Demonstrated experience with multi-gigabit SERDES, DDR memory busses, Ethernet MAC and PHY interfaces, FPGAs, and common communication busses like SPI and I2C</li>\n<li>Experience with microprocessor and microcontroller selection, configuration, and interfacing</li>\n<li>Experience with component, schematic capture, high speed board design, and guiding PCB layout</li>\n<li>Competence with test equipment such as oscilloscopes, logic analyzers, debuggers, current-probes, sprectrum/network analyzers, and automation of tests</li>\n<li>Familiarity with product development processes and tools</li>\n<li>Knowledge of embedded software development, including use of timers, interrupts, hardware peripherals such as SPI controllers and ADCs</li>\n<li>Experience with signal integrity and power integrity rules and simulation</li>\n<li>Exceptional organization and communication skills (both written and oral)</li>\n<li>Proficient with Altium Designer or equivalent electronic design tools</li>\n<li>Familiar with common programming languages like Python for test automation</li>\n</ul>\n<p>Preferred qualifications include:</p>\n<ul>\n<li>Familiarity with RF design and layout</li>\n<li>Past experience with placement and routing of PCBs</li>\n<li>Experience with JESD204 and PCIe</li>\n<li>Familiarity with military standards (MIL-STD-461/704/1275)</li>\n<li>Experience with high speed ADC/DAC&#39;s and software defined radios</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cd9b4525-d64","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril","sameAs":"https://www.anduril.com/","logo":"https://logos.yubhub.co/anduril.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/5030375007","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$126,000-$167,000 USD","x-skills-required":["multi-gigabit SERDES","DDR memory busses","Ethernet MAC and PHY interfaces","FPGAs","SPI and I2C","microprocessor and microcontroller selection","component, schematic capture, high speed board design","signal integrity and power integrity rules and simulation","Altium Designer","Python for test automation"],"x-skills-preferred":["RF design and layout","placement and routing of PCBs","JESD204 and PCIe","military standards (MIL-STD-461/704/1275)","high speed ADC/DAC's and software defined radios"],"datePosted":"2026-04-24T15:18:15.364Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Fort Collins, Colorado, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"multi-gigabit SERDES, DDR memory busses, Ethernet MAC and PHY interfaces, FPGAs, SPI and I2C, microprocessor and microcontroller selection, component, schematic capture, high speed board design, signal integrity and power integrity rules and simulation, Altium Designer, Python for test automation, RF design and layout, placement and routing of PCBs, JESD204 and PCIe, military standards (MIL-STD-461/704/1275), high speed ADC/DAC's and software defined radios","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":126000,"maxValue":167000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_53b55c07-f8c"},"title":"Sr. Application Engineer - Electromagnetics","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 700 open roles</p>\n<p><strong>Innovation Starts Here</strong></p>\n<p>Find Jobs For</p>\n<p>Where?When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.</p>\n<p><strong>Sr. Application Engineer - Electromagnetics</strong></p>\n<p>San Jose, California, United States</p>\n<p>Save</p>\n<p><strong>Hire Type</strong> Employee<strong>Job ID</strong> 13351<strong>Base Salary Range</strong> $112000-$168000<strong>Date posted</strong> 11/10/2025</p>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p><strong>You Are:</strong></p>\n<p>You are a passionate engineering professional with a deep expertise in high-frequency electromagnetics and a drive to solve complex real-world problems. You thrive in customer-facing environments, leveraging your technical acumen and communication skills to deliver actionable solutions and build strong relationships. Your experience with advanced simulation software allows you to translate customer challenges into innovative product capabilities, and you excel at collaborating across multi-disciplinary teams. You possess a growth mindset, always eager to learn new technologies and advance your knowledge, while also contributing to a culture of excellence and continuous improvement. Your approach to problem-solving is logical and thorough, and you are adept at presenting technical concepts in a clear, engaging manner. Whether delivering training, consulting on projects, or supporting new product releases, you bring a sense of urgency, organization, and business acumen to every task. You are comfortable interacting with senior business leaders and stakeholders, and your professionalism enhances the customer experience. If you are ready to make an impact at the intersection of engineering and innovation, Synopsys is the place for you.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Provide advanced technical support and guidance to customers using Ansys electromagnetics simulation tools, ensuring high-quality, timely solutions.</li>\n<li>Engage proactively with key accounts to deliver comprehensive electromagnetic solutions tailored to customer design workflows and business needs.</li>\n<li>Conduct intermediate and advanced training sessions, webinars, and presentations for customers and internal teams.</li>\n<li>Scope, plan, and deliver professional services projects, collaborating with cross-functional application engineering teams.</li>\n<li>Gather and analyze customer requirements, working closely with product development to enhance Ansys software capabilities.</li>\n<li>Test and validate new software releases on industrial problems, providing feedback and driving product improvements.</li>\n<li>Participate in internal initiatives to share best practices and foster knowledge exchange within and across disciplines.</li>\n<li>Travel up to 25% to support customer engagements, training, and project delivery.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Accelerate customer success by enabling seamless integration of Ansys solutions into their design workflows.</li>\n<li>Drive adoption of advanced simulation technologies, helping customers solve critical engineering challenges.</li>\n<li>Enhance customer satisfaction and loyalty through exceptional technical support and consultative services.</li>\n<li>Influence product development by translating customer feedback into innovative new features and capabilities.</li>\n<li>Elevate Synopsys’ reputation as a trusted partner in the engineering and semiconductor industry.</li>\n<li>Contribute to a culture of continuous learning and improvement, sharing expertise and best practices with peers.</li>\n<li>Support business growth through impactful pre-sales technical engagement and solution delivery.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>Master’s degree in Electrical Engineering (with emphasis on high-frequency electromagnetics) or a related technical discipline.</li>\n<li>Minimum 3 years of experience in an engineering software environment, with hands-on use of ANSYS or similar CAE/CAD/EDA tools.</li>\n<li>Expertise in signal and power integrity simulation analysis, including cross-talk analysis, impedance simulations, and eye diagram analysis.</li>\n<li>Strong knowledge of circuit-level and timing analysis for signal integrity applications and compliance standards.</li>\n<li>Experience with package, PCB, and connector design processes, and familiarity with EDA tools.</li>\n<li>Fundamental understanding of microwave and antenna concepts, including S-parameters, wave propagation, and scattering analysis.</li>\n<li>Demonstrated ability to conduct training, deliver presentations, and facilitate webinars for technical audiences.</li>\n</ul>\n<p>#CM-1</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_53b55c07-f8c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/san-jose/sr-application-engineer-electromagnetics/44408/93979726576","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$112000-$168000","x-skills-required":["Ansys electromagnetics simulation tools","high-frequency electromagnetics","signal and power integrity simulation analysis","circuit-level and timing analysis","EDA tools","microwave and antenna concepts"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:19:28.901Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Jose"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Ansys electromagnetics simulation tools, high-frequency electromagnetics, signal and power integrity simulation analysis, circuit-level and timing analysis, EDA tools, microwave and antenna concepts","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":112000,"maxValue":168000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b9de5825-a43"},"title":"FBS Site Reliability Engineer","description":"<p>This position will focus on infrastructure &amp; code reviews to ensure solutions built and delivered are Highly Available and to minimize unplanned downtime.</p>\n<p>Expert troubleshooter within IT who has broad technical experience in multiple disciplines of IT and is willing to help our Incident and Problem Management teams.</p>\n<p>Understand root cause and the necessary tasks needed to ensure this incident does not recur.</p>\n<p>Validate root cause of incidents in nonproduction regions, ensuring that the cause is validated and then work with teams to determine the best approach to resolve.</p>\n<p>Participate in chaos testing - where we leverage a third-party tool to disable functions on a server and we verify that we can alert teams to the failure and then assemble a technical troubleshooting call to identify and restore the service.</p>\n<p>Leverage Observability tools set to define key transactions and observe their performance within systems.</p>\n<p>Create golden signal reporting and error budgets for development teams. Must know the framework.</p>\n<p>Perform failure analysis, leveraging chaos testing practices to break nonproduction systems to find weak points and work with infrastructure and development teams to improve the applications resilience.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b9de5825-a43","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Capgemini","sameAs":"https://www.capgemini.com/","logo":"https://logos.yubhub.co/capgemini.com.png"},"x-apply-url":"https://jobs.workable.com/view/gdNEsRhsMEwYiK12p84p7S/remote-fbs-site-reliability-engineer-in-brazil-at-capgemini","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Site Reliability Engineer","Trend & Pattern Analysis","Resilience Engineering","Golden Signal Cyber Reliability","Dynatrace","Gremlin","Cloud Infrastructure","AWS","Azure","GCP","Strong Coding experience"],"x-skills-preferred":["Java","C++"],"datePosted":"2026-04-24T14:18:31.832Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Brazil"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Finance","skills":"Site Reliability Engineer, Trend & Pattern Analysis, Resilience Engineering, Golden Signal Cyber Reliability, Dynatrace, Gremlin, Cloud Infrastructure, AWS, Azure, GCP, Strong Coding experience, Java, C++"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d9c3ff7e-d0e"},"title":"RF Analog Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You are a dedicated engineer with a passion for analog and mixed-signal IC design, eager to push the boundaries of semiconductor technology. You thrive in environments where innovation, precision, and collaboration are key. Your technical expertise is matched by your curiosity and willingness to continuously learn, adapting to new challenges and technologies. You enjoy working hands-on, taking ownership of the design process from conception to silicon validation. With a keen eye for detail and a strong analytical mindset, you excel at optimizing performance and robustness in high-speed interfaces. You are comfortable navigating complex circuit architectures, and your experience allows you to anticipate issues and implement creative solutions. You value open communication and teamwork, working effectively with layout and lab teams in a multicultural setting. Your documentation skills ensure clarity and reproducibility throughout the design cycle. You are motivated by the opportunity to make a tangible impact on industry-leading products, and you seek growth not only in technical depth but also in architectural responsibility. Ultimately, you are a proactive contributor, ready to help Synopsys shape the next generation of high-speed analog solutions.</p>\n<p>Design, analyze, and optimize high-speed analog and mixed-signal circuits such as voltage regulators, DACs, AFE/DFE, TX drivers, serializers, and supporting blocks. Conduct detailed circuit behavior analysis, tuning performance and proposing improvements for power, speed, and robustness. Perform timing closure for small digital blocks using NanoTime, ensuring accurate integration with analog designs. Lead technical interactions with layout teams, guiding floorplanning, matching, and parasitic-aware design to achieve block specifications. Participate actively in design reviews, layout reviews, and silicon bring-up processes to ensure quality and reliability. Support lab characterization and debug, correlating simulation results with silicon measurements for optimal validation. Document architectures, design decisions, testbenches, simulation results, and silicon learnings to maintain clarity and foster knowledge sharing.</p>\n<p>Advance Synopsys&#39; leadership in high-speed SerDes IP and analog interface technology. Enable the development of state-of-the-art products used across diverse industries, from data centers to automotive. Drive innovation in design methodologies, influencing future product architectures and performance standards. Enhance cross-functional collaboration, ensuring seamless integration between design, layout, and validation teams. Improve product robustness and yield through meticulous analysis, testing, and documentation. Accelerate time-to-market for cutting-edge chips by optimizing design cycles and validation processes. Contribute to a culture of continuous improvement and technical excellence within Synopsys&#39; engineering community.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_d9c3ff7e-d0e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/porto-salvo/rf-analog-design-staff-engineer/44408/94006270272","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"Competitive salaries","x-skills-required":["Analog Design","Mixed-Signal IC Design","High-Speed Interfaces","Circuit Architecture","Verification","NanoTime","Layout Teams","Floorplanning","Matching","Parasitic-Aware Design","Design Reviews","Layout Reviews","Silicon Bring-Up","Lab Characterization","Debug","Simulation Results","Silicon Learnings"],"x-skills-preferred":["CMOS Analog Circuit Design","Schematic Design","Simulation","Post-Layout Analysis","Timing Analysis","Digital/AMS Interaction","EM/IR Considerations"],"datePosted":"2026-04-24T14:18:28.974Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Porto Salvo"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog Design, Mixed-Signal IC Design, High-Speed Interfaces, Circuit Architecture, Verification, NanoTime, Layout Teams, Floorplanning, Matching, Parasitic-Aware Design, Design Reviews, Layout Reviews, Silicon Bring-Up, Lab Characterization, Debug, Simulation Results, Silicon Learnings, CMOS Analog Circuit Design, Schematic Design, Simulation, Post-Layout Analysis, Timing Analysis, Digital/AMS Interaction, EM/IR Considerations"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d1e97e06-633"},"title":"Mixed Signal Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You are a passionate analog design engineer eager to make a tangible impact in pioneering semiconductor technologies. You thrive in fast-paced environments and enjoy collaborating with diverse, talented teams. Your expertise in CMOS circuit design and deep submicron process technologies makes you a valuable contributor to high-performance chip solutions. You are detail-oriented, analytical, and consistently deliver quality results. Your curiosity drives you to explore industry standards such as JEDEC DDR interfaces, and you are comfortable navigating the complexities of ASIC design flows. You communicate clearly and effectively, bridging technical discussions between cross-functional teams. You embrace continuous learning and are always ready to tackle new challenges, leveraging your experience in analog/mixed signal circuitry and ESD concepts. You are motivated by the opportunity to influence the next generation of silicon products and are committed to excellence in every aspect of your work. Your collaborative spirit, adaptability, and drive for innovation make you a perfect fit for Synopsys&#39; world-class engineering community.</p>\n<p>Designing DDR I/O circuits for advanced semiconductor products, ensuring alignment with JEDEC interface standards. Implementing CMOS circuit design and layout methodologies to optimize performance and reliability. Collaborating with internal development teams to integrate analog/mixed signal circuitry into ASIC designs. Analyzing and resolving issues related to deep submicron process technologies. Executing assigned circuit design tasks with a focus on product quality and efficiency. Documenting design solutions and communicating technical details clearly to cross-functional stakeholders. Participating in design reviews and contributing to continuous improvement of design flows and practices.</p>\n<p>Advance Synopsys&#39; leadership in high-performance DDR interface design for cutting-edge chips. Enhance product reliability and scalability through robust analog design methodologies. Drive innovation in deep submicron process technology applications. Strengthen integration of mixed signal and analog circuitry in ASIC products. Support cross-team collaboration to accelerate product development and delivery. Contribute to Synopsys&#39; reputation for technical excellence and quality in semiconductor solutions.</p>\n<p>BTech/MTech in Electrical Engineering or related field (MTech+3 years / BTech+5 years experience). Strong knowledge of CMOS processes and deep submicron process technology issues. Expertise in CMOS circuit design and layout methodology; familiarity with analog/mixed signal circuitry. Understanding of basic ESD concepts (a plus). Experience with ASIC design flow and integration. Knowledge of JEDEC DDR interface requirements, DDR timing, ODT, and SDRAM functionality (preferred).</p>\n<p>Analytical thinker with strong problem-solving skills. Effective communicator, both written and verbal, for internal team interactions. Collaborative team player, eager to learn and share knowledge. Detail-oriented and quality-focused in all aspects of design. Adaptable and resilient in dynamic project environments.</p>\n<p>You will join a highly skilled Analog/Mixed Signal Design team in Bangalore, focused on delivering innovative DDR I/O circuit solutions for ASIC products. The team values creativity, technical rigor, and collaborative problem-solving, working closely with cross-functional groups to drive product excellence and meet industry standards.</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_d1e97e06-633","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/mixed-signal-staff-enginee/44408/94181260464","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS circuit design","deep submicron process technologies","JEDEC DDR interfaces","ASIC design flow","analog/mixed signal circuitry","ESD concepts"],"x-skills-preferred":["JEDEC DDR interface requirements","DDR timing","ODT","SDRAM functionality"],"datePosted":"2026-04-24T14:18:12.193Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS circuit design, deep submicron process technologies, JEDEC DDR interfaces, ASIC design flow, analog/mixed signal circuitry, ESD concepts, JEDEC DDR interface requirements, DDR timing, ODT, SDRAM functionality"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_5dc3ce00-3cc"},"title":"Principal Physical Design Engineer – SerDes","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>We are seeking a Principal Physical Design Engineer to lead the physical implementation of high-speed interface IPs and test-chips, taking designs from RTL to GDSII. The ideal candidate will have intimate knowledge of the full design cycle from RTL to GDSII, including chip-level implementation, and experience with advanced FinFET nodes (TSMC 16nm or below) and low-power design techniques.</p>\n<p>The successful candidate will be responsible for driving timing and physical sign-off processes to ensure optimal performance and reliability, collaborating with front-end, analog, CAD, and product teams to solve complex mixed-signal integration challenges, and guiding a team of engineers through project execution, mentoring and developing talent within the group.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Leading the physical implementation of high-speed interface IPs and test-chips, taking designs from RTL to GDSII</li>\n<li>Driving timing and physical sign-off processes to ensure optimal performance and reliability</li>\n<li>Collaborating with front-end, analog, CAD, and product teams to solve complex mixed-signal integration challenges</li>\n<li>Guiding a team of engineers through project execution, mentoring and developing talent within the group</li>\n</ul>\n<p>The ideal candidate will have 12+ years of digital or physical design experience with recent project tape-outs as a technical driver or project lead, intimate knowledge of the full design cycle from RTL to GDSII, including chip-level implementation, and experience with advanced FinFET nodes (TSMC 16nm or below) and low-power design techniques.</p>\n<p>In addition to technical expertise, the successful candidate will be a collaborative and communicative leader, able to work effectively across diverse teams, autonomous and decisive, comfortable managing multiple priorities and interruptions, and methodology-driven, with a passion for continuous improvement and innovation.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_5dc3ce00-3cc","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/principal-physical-design-engineer-serdes-16976/44408/94087525936","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["digital design","physical design","high-speed interface IPs","test-chips","RTL to GDSII","advanced FinFET nodes","low-power design techniques","timing and physical sign-off processes","mixed-signal integration challenges","project execution","team leadership","mentoring and talent development"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:17:54.642Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"digital design, physical design, high-speed interface IPs, test-chips, RTL to GDSII, advanced FinFET nodes, low-power design techniques, timing and physical sign-off processes, mixed-signal integration challenges, project execution, team leadership, mentoring and talent development"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_187f60ea-7d2"},"title":"Analog Design, Engineer","description":"<p>We are open to hiring in GTA (Greater Toronto Area) and Ottawa. At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You possess a solid foundation in analog and mixed-signal circuit concepts, with hands-on experience using CAD tools for schematic entry and layout design. You approach challenges with a problem-solving mindset, leveraging your scripting abilities to automate workflows and enhance productivity. Your communication skills enable you to clearly document processes and share best practices, fostering a culture of knowledge exchange. You’re equally comfortable analyzing complex timing data and collaborating with senior engineers to improve design flows.</p>\n<p>Above all, you are motivated to make a tangible impact in the semiconductor industry. You seek opportunities to contribute to innovative projects, learn from experts, and grow your career in a supportive, technology-driven environment. If you are excited by the prospect of working on DDR and HBM memory IPs, and you enjoy taking initiative, you’ll find yourself at home in our team.</p>\n<p>\\* Simulating and analyzing the performance of analog and mixed-signal circuits for DDR and HBM memory PHY IP.</p>\n<p>\\* Characterizing circuit timing and validating timing .lib data against design specifications to ensure accuracy and reliability.</p>\n<p>\\* Collaborating with senior engineers across multiple disciplines to identify design flow bottlenecks and develop automation solutions.</p>\n<p>\\* Documenting workflows, design guidelines, and best practices to promote effective team collaboration and knowledge sharing.</p>\n<p>\\* Applying scripting languages (Python, TCL) to automate tasks and streamline design processes.</p>\n<p>The Impact You Will Have:</p>\n<p>\\* Enhancing the performance and reliability of industry-leading DDR and HBM memory PHY IP products.</p>\n<p>\\* Driving productivity improvements through workflow automation and innovative design solutions.</p>\n<p>\\* Facilitating knowledge sharing and documentation to strengthen team collaboration and project success.</p>\n<p>\\* Ensuring design compliance and accuracy through rigorous timing analysis and validation.</p>\n<p>\\* Supporting the evolution of Synopsys’ analog/mixed-signal design capabilities and methodologies.</p>\n<p>What You’ll Need:</p>\n<p>\\* BSc or MSc in Electrical Engineering, with relevant experience in analog/mixed-signal design.</p>\n<p>\\* Hands-on experience with schematic entry and layout design CAD tools.</p>\n<p>\\* Knowledge of timing liberty files and mixed-signal timing analysis.</p>\n<p>\\* Proficiency in scripting languages such as Python and TCL, with an ability to automate and optimize workflows.</p>\n<p>\\* Familiarity with AI prompt engineering and agentic AI concepts, integrating modern approaches into design processes.</p>\n<p>Who You Are:</p>\n<p>\\* Strong communicator, able to document and share technical information effectively.</p>\n<p>\\* Collaborative team player, eager to learn from and contribute to a diverse group of engineers.</p>\n<p>\\* Detail-oriented and organized, with excellent time management skills.</p>\n<p>\\* Proactive problem solver, comfortable tackling complex challenges in fast-paced environments.</p>\n<p>\\* Innovative thinker, continually seeking ways to improve processes and drive technological advancement.</p>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You will join a dynamic R&amp;D team focused on analog and mixed-signal design for DDR and HBM memory PHY IP products. Our team brings together engineers from various backgrounds, fostering an environment of collaboration, innovation, and continuous learning. We are committed to developing high-performance products that set industry standards, and we value the contributions and growth of each team member.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_187f60ea-7d2","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/markham/analog-design-engineer-16712/44408/94232569216","x-work-arrangement":"onsite","x-experience-level":null,"x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog and mixed-signal circuit concepts","CAD tools for schematic entry and layout design","scripting languages (Python, TCL)","timing liberty files and mixed-signal timing analysis","AI prompt engineering and agentic AI concepts"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:17:42.215Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Markham"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog and mixed-signal circuit concepts, CAD tools for schematic entry and layout design, scripting languages (Python, TCL), timing liberty files and mixed-signal timing analysis, AI prompt engineering and agentic AI concepts"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_98bbddfd-457"},"title":"Applications Engineering, Sr Staff Engineer - Static Timing Analysis (STA)","description":"<p>We are seeking a highly skilled Applications Engineer with deep expertise in Static Timing Analysis (STA) to join our team. As a Sr Staff Engineer, you will be responsible for driving increased adoption and usage of Synopsys PrimeTime and ECO in both pre-sale and post-sale engagements with customers. You will conduct in-depth competitive benchmarks and product evaluations to demonstrate PrimeTime&#39;s technical and business advantages. You will also provide expert-level training, onboarding, and technical support to empower customers through successful chip tapeouts.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Driving increased adoption and usage of Synopsys PrimeTime and ECO in both pre-sale and post-sale engagements with customers.</li>\n<li>Conducting in-depth competitive benchmarks and product evaluations to demonstrate PrimeTime&#39;s technical and business advantages.</li>\n<li>Providing expert-level training, onboarding, and technical support to empower customers through successful chip tapeouts.</li>\n<li>Collaborating with R&amp;D, marketing, and sales teams to define requirements and influence enhancements to PrimeTime&#39;s features.</li>\n<li>Engaging directly with customers to gather actionable feedback and advocate for their needs within Synopsys.</li>\n<li>Articulating complex technical solutions and methodologies to diverse audiences, from design engineers to senior management.</li>\n<li>Troubleshooting critical issues related to timing closure, signal integrity, and process variations.</li>\n</ul>\n<p>As a Sr Staff Engineer, you will have a significant impact on customer satisfaction, product adoption, and the strengthening of Synopsys&#39;s market presence. You will also contribute to the company&#39;s reputation as a global leader and innovator in electronic design automation.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_98bbddfd-457","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/holon/applications-engineering-sr-staff-engineer-static-timing-analysis-sta/44408/94283087888","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Static Timing Analysis (STA)","PrimeTime","ECO","timing closure","signal integrity","process variations"],"x-skills-preferred":["scripting skills (Tcl, Perl, or Python)","automating STA flows"],"datePosted":"2026-04-24T14:17:27.940Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Holon, Tel Aviv, Israel"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Static Timing Analysis (STA), PrimeTime, ECO, timing closure, signal integrity, process variations, scripting skills (Tcl, Perl, or Python), automating STA flows"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_88038375-1f0"},"title":"Project Engineering Management, Principal Engineer","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 700 open roles</p>\n<p><strong>Project Engineering Management, Principal Engineer- 16823</strong></p>\n<p>This position is open for hiring in Ottawa and hiring manager may also consider Mississauga &amp; Markham locations.</p>\n<p><strong>You Are:</strong></p>\n<p>An adaptable, passionate, and resourceful Project Engineering Manager with high standards and a demonstrated track record of success. You are known for &quot;getting the job done&quot; and are a driven, independent, and creative leader committed to achieving high-quality results in a team environment. You have a reputation for effective communication with both internal teams and customers, and you thrive in managing multiple projects from concept to customer delivery. Your background in Mixed-Signal IP, SOC, ASIC, or semiconductor development environments equips you with the technical prowess and project management skills needed to excel in this role. You are a natural leader who can motivate teams, make strategic decisions, and navigate complex technical challenges with ease. Your ability to build relationships, empower team members, and maintain focus under pressure sets you apart as a key player in driving project success.</p>\n<p><strong>What You&#39;ll Be Doing:</strong></p>\n<p>Managing one or multiple Mixed-Signal IP projects from concept to customer delivery. Representing the product line both internally and externally, ensuring clear communication of project status to key customers. Collaborating with R&amp;D teams to plan new developments, updates, and enhancements to existing products. Scheduling and tracking project timelines across various R&amp;D teams, ensuring adherence to schedules. Evaluating and addressing change requests and technical issues reported by customers. Working closely with Sales, Marketing, Customer Support, and IP Program Management teams for both pre-Sales and post-Sales support.</p>\n<p><strong>What You&#39;ll Need:</strong></p>\n<p>A degree in Engineering or Applied Science (or equivalent) with 10+ years of relevant experience. Proven experience in communicating with and managing customer expectations. Background in Mixed-Signal IP, SOC, ASIC, or semiconductor development environments. Experience in program or project management with proficiency in standard project management tools. Knowledge of quality management system processes and procedures is an asset. Proficiency in navigating and using tools in a Linux environment is considered a plus.</p>\n<p><strong>The Impact You Will Have:</strong></p>\n<p>Driving the successful delivery of innovative Mixed-Signal IP products to customers, enhancing Synopsys&#39; reputation in the industry. Facilitating effective communication between R&amp;D teams and customers, ensuring alignment on project goals and timelines. Contributing to the continuous improvement of product quality through strategic planning and execution of updates and enhancements. Ensuring timely project completion, meeting customer expectations, and fostering long-term client relationships. Empowering teams to achieve maximum performance, fostering a collaborative and high-performing work environment. Navigating technical challenges and providing solutions that drive project success and customer satisfaction.</p>\n<p><strong>The Team You&#39;ll Be A Part Of:</strong></p>\n<p>You will be part of a dynamic team focused on Mixed-Signal semiconductor Intellectual Property (MSIP) projects. The team collaborates closely with R&amp;D, Sales, Marketing, Customer Support, and IP Program Management teams to deliver high-quality products. Together, you will drive innovation and ensure the successful delivery of MSIP solutions to customers.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_88038375-1f0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ottawa/project-engineering-management-principal-engineer-16823/44408/94310513312","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"\",   \"salaryMin\": \"\",   \"salaryMax\": \"\",   \"salaryCurrency\": \"USD\",   \"salaryPeriod\": \"year","x-skills-required":["Mixed-Signal IP","SOC","ASIC","semiconductor development environments","project management","standard project management tools","quality management system processes","Linux environment"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:17:07.361Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ottawa"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Mixed-Signal IP, SOC, ASIC, semiconductor development environments, project management, standard project management tools, quality management system processes, Linux environment"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_54291fb9-f53"},"title":"EDA R&D Engineering, Engineer","description":"<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You are a passionate and detail-oriented engineering professional eager to make a tangible impact in the world of semiconductor design and software development. With a strong foundation in electrical engineering and hands-on experience in EDA solutions, you thrive in collaborative environments and are comfortable navigating the complexities of modern chip design.</p>\n<p><strong>Responsibilities:</strong> Designing, implementing, maintaining, testing, and documenting software modules and sub-systems for EDA products. Collaborating with expert professionals to accomplish development objectives and deliver high-quality software solutions. Learning and employing industry best practices to ensure robust and reliable code. Conducting basic bug verification, release testing, and beta support for assigned products, ensuring product stability. Researching and resolving problems discovered by QA or product support, developing innovative solutions to technical issues. Working under the close supervision of a development manager, receiving guidance and mentorship to foster professional growth. Participating in team meetings and contributing to knowledge sharing and process improvement initiatives.</p>\n<p><strong>The Impact You Will Have:</strong> Enhancing the performance and reliability of Synopsys&#39; EDA software, directly influencing semiconductor design outcomes. Driving innovation in chip design and verification, enabling customers to achieve faster time-to-market for their products. Supporting the creation of high-performance silicon chips and software content for diverse applications, from automotive to AI. Contributing to industry-leading solutions for signal integrity analysis, IC signoff, and electronic migration challenges. Improving customer satisfaction by resolving technical issues quickly and efficiently. Advancing your own skills and knowledge while helping shape the future of technology at Synopsys.</p>\n<p><strong>What You’ll Need:</strong> BS in Electrical Engineering or a related field, with at least 5 years of relevant experience. Experience working with EDA solutions, EDA companies, semiconductor design companies, or semiconductor foundries. Proficiency with tools such as Ansys Totem, IC layout editors, and spice simulation tools. Knowledge of Ansys or other commercial CAE, CAD, EDA software platforms. Familiarity with circuit-level and timing analysis, especially in signal integrity applications. Understanding of Electronic Migration, Electro Static Discharge, and other IC signoff criteria.</p>\n<p><strong>Who You Are:</strong> Logical thinker with strong problem-solving abilities. Excellent interpersonal and communication skills, able to work effectively in diverse teams. Organized and detail-oriented, with a sense of urgency and strong follow-up skills. Adaptable and eager to learn new technologies and methodologies. Collaborative team player, committed to knowledge sharing and continuous improvement.</p>\n<p><strong>Rewards and Benefits:</strong> We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p><strong>Benefits at Synopsys:</strong> Comprehensive medical and healthcare plans that work for you and your family. Time Away In addition to company holidays, we have ETO and FTO Programs. Family Support Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more. ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back. Retirement Plans Save for your future with our retirement plans that vary by region and country. Compensation Competitive salaries.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_54291fb9-f53","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/zhubei/eda-r-and-d-engineering-engineer/44408/94297252496","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Ansys Totem","IC layout editors","spice simulation tools","Ansys","CAE","CAD","EDA software platforms","circuit-level and timing analysis","signal integrity applications","Electronic Migration","Electro Static Discharge","IC signoff criteria"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:17:03.594Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Zhubei"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Ansys Totem, IC layout editors, spice simulation tools, Ansys, CAE, CAD, EDA software platforms, circuit-level and timing analysis, signal integrity applications, Electronic Migration, Electro Static Discharge, IC signoff criteria"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7a3a24a8-685"},"title":"ASIC Digital Design, Principal Engineer","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>You are a hands-on technical leader with extensive experience in mixed-signal verification and ASIC development. You excel at implementing sophisticated test plans and sharing best practices with project owners to ensure seamless execution. Your expertise in high-speed protocols, verification environments, and automation scripting positions you to drive successful product delivery and technical excellence. You are passionate about leveraging your skills to mentor others, optimize workflows, and contribute to a culture of innovation and collaboration. Your approach is both solution-oriented and inclusive, ensuring every team member has the opportunity to contribute and grow.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Implementing Unified Test Plans for HPC DSP-based SERDES PHY products, integrating verification and validation phases in a structured workflow.</li>\n<li>Building and maintaining robust verification environments using UVM methodology and SystemVerilog, including VIP integration.</li>\n<li>Developing, optimizing, and sharing automation scripts (Shell, Perl, Python, C++, AI-based approaches) to support design, verification, and testing.</li>\n<li>Collaborating with product stakeholders and project owners to ensure technical challenges are resolved and milestones are met.</li>\n<li>Creating and executing comprehensive test plans for high-speed data recovery circuits, ensuring thorough coverage and traceability.</li>\n<li>Sharing knowledge and best practices with team members and project owners, driving clarity and continuous improvement.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Directly influence the implementation and quality of flagship silicon IP products.</li>\n<li>Accelerate time-to-market for high-performance SoCs through effective testplan execution.</li>\n<li>Advance innovation in data recovery and signal processing, impacting global standards.</li>\n<li>Provide technical leadership and mentorship, supporting global customer success.</li>\n<li>Contribute to a knowledge-sharing, inclusive engineering culture.</li>\n<li>Drive opportunities for advancement and professional growth for yourself and others.</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>10+ years of ASIC development and mixed-signal verification experience.</li>\n<li>Expertise in PCIe, Ethernet protocols, and digital signal processing.</li>\n<li>Advanced skills in SystemVerilog and UVM methodology for verification environment implementation.</li>\n<li>Proficiency in scripting (Shell, Perl, Python, C++); experience with AI-driven automation is a plus.</li>\n<li>Strong organizational and communication skills with a proven record of delivering solutions under tight deadlines.</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Hands-on, solution-oriented, and technically driven.</li>\n<li>Effective communicator and mentor, eager to share knowledge.</li>\n<li>Collaborative, adaptable, and inclusive in your approach.</li>\n<li>Detail-focused, organized, and committed to quality.</li>\n<li>Dedicated to continuous learning, growth, and innovation.</li>\n</ul>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You’ll join a multidisciplinary engineering team advancing silicon IP solutions for global customers. The team is comprised of industry experts focused on mentorship, technical excellence, and continuous improvement in a respectful, inclusive environment.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7a3a24a8-685","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/asic-digital-design-principal-engineer-13370/44408/88584170960","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC development","Mixed-signal verification","High-speed protocols","Verification environments","Automation scripting","SystemVerilog","UVM methodology","PCIe","Ethernet protocols","Digital signal processing"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:17:02.939Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC development, Mixed-signal verification, High-speed protocols, Verification environments, Automation scripting, SystemVerilog, UVM methodology, PCIe, Ethernet protocols, Digital signal processing"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_986a589e-e74"},"title":"PR Specialist","description":"<p>Product PR &amp; Review Management</p>\n<p>Turn launches into cultural moments and reviews into competitive advantages.</p>\n<p>Execute the full product PR lifecycle regionally: adapt global messaging, coordinate embargoes across time zones, manage reviewer outreach, and drive post-launch amplification in UK, Nordics, and Benelux across all of Elgato&#39;s product categories.</p>\n<p>Build and maintain tiered regional media lists across tech, creator-focused, lifestyle, and business publications: UK, Nordics and Benelux.</p>\n<p>Develop region-specific reviewer briefing kits that translate specs into creator outcomes and drive the execution of Elgato products strategy in PR across European markets.</p>\n<p>Manage seeding strategy and review unit logistics across all covered markets, ensuring key outlets receive early access ahead of embargoes.</p>\n<p>Track regional review sentiment, message pull-through, and share of voice. Feed insights back to PR Lead and product/marketing teams.</p>\n<p>Strategic PR &amp; Thought Leadership</p>\n<p>Shape the regional narrative. Bring global stories to life locally.</p>\n<p>Adapt global story angles for regional relevance, identifying local hooks around creator economy growth, gaming culture, and professional AV convergence in European markets.</p>\n<p>Identify regional placement opportunities for thought leadership content (executive bylines, op-eds) in European tech and business publications.</p>\n<p>Contribute to quarterly PR plans with regional objectives, target outlets, story angles, and KPIs aligned to market-specific business goals.</p>\n<p>Monitor competitive communications across European markets weekly. Flag opportunities for Elgato to lead regional industry conversations.</p>\n<p>B2B, Pro AV &amp; Trade PR</p>\n<p>Extend Elgato’s reach into European professional markets while keeping the brand authentic.</p>\n<p>Adapt B2B messaging for European enterprise buyers, IT decision-makers, and AV integrators, emphasizing reliability, scalability, deployment simplicity, and total cost of ownership.</p>\n<p>Write for European Pro AV and broadcast trade press in the language integrators and engineers speak.</p>\n<p>Localize vertical positioning for corporate communications, education, houses of worship, and broadcast/production segments across European markets.</p>\n<p>Support case study development by sourcing European customer stories and coordinating approvals.</p>\n<p>Support EMEA B2B team with trade media outreach, European distributor announcements, and regional trade show PR.</p>\n<p>Event &amp; Speaker PR</p>\n<p>Make Elgato unmissable at every European event that matters.</p>\n<p>Develop event PR timelines for European shows: pre-event outreach, on-site media appointments, demo coordination, and post-event follow-up.</p>\n<p>Identify and secure regional speaking opportunities at European events and relevant podcasts/webinars.</p>\n<p>Prepare speaker briefing docs, talking points, and executive bios tailored to European audience context.</p>\n<p>Compile post-event reports with regional coverage analysis, key conversations, and actionable learnings.</p>\n<p>Crisis &amp; Issues Management</p>\n<p>Protect the brand. Move fast, stay calm, be transparent.</p>\n<p>Execute regional crisis response following global playbooks, adapting messaging for European market nuances and media expectations.</p>\n<p>Draft regional holding statements and Q&amp;A documents that can be activated within hours, coordinating with PR Lead on messaging alignment.</p>\n<p>Provide real-time regional media monitoring during active situations, flagging escalation risks in European press.</p>\n<p>Coordinate with Corsair corporate communications when issues have European or parent-company implications.</p>\n<p>European PR Coordination</p>\n<p>Align the European PR network.</p>\n<p>Coordinate with European PR team to ensure consistent messaging and launch timing across European markets.</p>\n<p>Adapt global messaging frameworks and launch playbooks for European market nuances (language, cultural context, retail landscape).</p>\n<p>Collaborate with European PR team on PR best practices to elevate media coverage quality and consistency.</p>\n<p>Build and maintain media database across all covered markets.</p>\n<p>AI-Powered PR (Cross-Cutting)</p>\n<p>Use AI to elevate every aspect of the work.</p>\n<p>Contribute to Elgato’s AI search visibility by systematically building regional earned media citations that feed into AI-generated search answers.</p>\n<p>Leverage AI tools (e.g., ChatGPT, Claude, Gemini) to accelerate regional press release adaptation, pitch development, and briefing document creation.</p>\n<p>Use AI-powered media monitoring to surface regional coverage trends, competitive signals, and emerging story angles across multiple European markets and languages.</p>\n<p>Apply AI to media list research, journalist profiling, and outlet analysis to improve targeting precision across UK, Nordics, and Benelux.</p>\n<p>Build AI-assisted workflows for regional coverage reporting and earned media value tracking.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_986a589e-e74","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Elgato","sameAs":"https://www.elgato.com/","logo":"https://logos.yubhub.co/elgato.com.png"},"x-apply-url":"https://edix.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/8718","x-work-arrangement":"remote","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Press Release Writing","Media Relations","Public Relations","Social Media Marketing","Content Creation","Storytelling","Communication","Project Management","Time Management","Team Collaboration","Language Skills","Regional Market Knowledge","Cultural Awareness","Global Messaging","Embargo Coordination","Reviewer Outreach","Seeding Strategy","Review Unit Logistics","Sentiment Analysis","Message Pull-Through","Share of Voice","Thought Leadership","Executive Bylines","Op-Eds","Quarterly PR Plans","Regional Objectives","Target Outlets","Story Angles","KPIs","Competitive Communications","Industry Conversations","B2B Messaging","Enterprise Buyers","IT Decision-Makers","AV Integrators","Reliability","Scalability","Deployment Simplicity","Total Cost of Ownership","Pro AV Trade Press","Vertical Positioning","Corporate Communications","Education","Houses of Worship","Broadcast Production","Case Study Development","Customer Stories","Approvals","Trade Media Outreach","Distributor Announcements","Regional Trade Show PR","Event PR Timelines","Pre-Event Outreach","On-Site Media Appointments","Demo Coordination","Post-Event Follow-Up","Speaking Opportunities","Podcasts/Webinars","Speaker Briefing Docs","Talking Points","Executive Bios","Regional Coverage Analysis","Key Conversations","Actionable Learnings","Crisis Response","Global Playbooks","Messaging Alignment","Holding Statements","Q&A Documents","Real-Time Media Monitoring","Escalation Risks","Parent-Company Implications","Consistent Messaging","Launch Timing","PR Best Practices","Media Coverage Quality","Consistency","Media Database","Earned Media Citations","AI-Generated Search Answers","AI Tools","ChatGPT","Claude","Gemini","Press Release Adaptation","Pitch Development","Briefing Document Creation","Media Monitoring","Coverage Trends","Competitive Signals","Emerging Story Angles","Media List Research","Journalist Profiling","Outlet Analysis","Targeting Precision","Regional Coverage Reporting","Earned Media Value Tracking"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:16:40.870Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Wokingham"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Marketing","industry":"Technology","skills":"Press Release Writing, Media Relations, Public Relations, Social Media Marketing, Content Creation, Storytelling, Communication, Project Management, Time Management, Team Collaboration, Language Skills, Regional Market Knowledge, Cultural Awareness, Global Messaging, Embargo Coordination, Reviewer Outreach, Seeding Strategy, Review Unit Logistics, Sentiment Analysis, Message Pull-Through, Share of Voice, Thought Leadership, Executive Bylines, Op-Eds, Quarterly PR Plans, Regional Objectives, Target Outlets, Story Angles, KPIs, Competitive Communications, Industry Conversations, B2B Messaging, Enterprise Buyers, IT Decision-Makers, AV Integrators, Reliability, Scalability, Deployment Simplicity, Total Cost of Ownership, Pro AV Trade Press, Vertical Positioning, Corporate Communications, Education, Houses of Worship, Broadcast Production, Case Study Development, Customer Stories, Approvals, Trade Media Outreach, Distributor Announcements, Regional Trade Show PR, Event PR Timelines, Pre-Event Outreach, On-Site Media Appointments, Demo Coordination, Post-Event Follow-Up, Speaking Opportunities, Podcasts/Webinars, Speaker Briefing Docs, Talking Points, Executive Bios, Regional Coverage Analysis, Key Conversations, Actionable Learnings, Crisis Response, Global Playbooks, Messaging Alignment, Holding Statements, Q&A Documents, Real-Time Media Monitoring, Escalation Risks, Parent-Company Implications, Consistent Messaging, Launch Timing, PR Best Practices, Media Coverage Quality, Consistency, Media Database, Earned Media Citations, AI-Generated Search Answers, AI Tools, ChatGPT, Claude, Gemini, Press Release Adaptation, Pitch Development, Briefing Document Creation, Media Monitoring, Coverage Trends, Competitive Signals, Emerging Story Angles, Media List Research, Journalist Profiling, Outlet Analysis, Targeting Precision, Regional Coverage Reporting, Earned Media Value Tracking"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cd352346-abd"},"title":"ASIC Physical Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutionsΈ. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>We are seeking a highly skilled ASIC Physical Design Staff Engineer to join our team. As a Staff Engineer, you will be responsible for implementing and integrating DDR, HBM, and HBI IP at advanced technology nodes, ensuring world-class performance and quality. You will also drive timing closure efforts, especially above ~2GHz, and resolve complex challenges related to mixed signal and macro IP integration.</p>\n<p>Key Responsibilities:</p>\n<ul>\n<li>Implementing and integrating DDR, HBM, and HBI IP at advanced technology nodes</li>\n<li>Driving timing closure efforts, especially above ~2GHz</li>\n<li>Resolving complex challenges related to mixed signal and macro IP integration</li>\n<li>Designing and optimizing clock trees with tight skew balancing to meet stringent performance requirements</li>\n<li>Collaborating daily with local and US counterparts, contributing to technical discussions, and sharing best practices across teams</li>\n<li>Leading project tasks independently, providing regular updates to management, and representing the organization in business unit and company-wide projects</li>\n<li>Mentoring junior engineers, guiding them through technical challenges, and fostering a culture of continuous learning and innovation</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Minimum 6 years of experience in ASIC physical design, preferably with post-graduate qualifications</li>\n<li>Expertise in tools such as Design Compiler (DC), IC Compiler II (ICC2), PrimeTime SI (PT-SI), and Formality (FC)</li>\n<li>Proven experience with DDR/HBM/HBI timing closure, implementation, and IP integration</li>\n<li>Strong analytical and problem-solving skills, with a track record of resolving complex technical issues</li>\n<li>Ability to independently lead project tasks, mentor junior team members, and work collaboratively</li>\n</ul>\n<p>Benefits:</p>\n<ul>\n<li>Comprehensive medical and healthcare plans</li>\n<li>Time away from work for vacation, sick leave, and family care</li>\n<li>Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more</li>\n<li>ESPP (Employee Stock Purchase Plan)</li>\n<li>Retirement plans</li>\n<li>Competitive salaries</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cd352346-abd","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-physical-design-staff-engineer/44408/94169001536","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC physical design","DDR/HBM/HBI IP integration","Timing closure","Mixed signal and macro IP integration","Clock tree design"],"x-skills-preferred":["Design Compiler (DC)","IC Compiler II (ICC2)","PrimeTime SI (PT-SI)","Formality (FC)"],"datePosted":"2026-04-24T14:16:07.686Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC physical design, DDR/HBM/HBI IP integration, Timing closure, Mixed signal and macro IP integration, Clock tree design, Design Compiler (DC), IC Compiler II (ICC2), PrimeTime SI (PT-SI), Formality (FC)"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_199e305e-039"},"title":"Application Engineering, Sr Engineer","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 700 open roles</p>\n<p>Innovation Starts Here</p>\n<p>Find Jobs For</p>\n<p>Where?When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.</p>\n<p><strong>Application Engineering, Sr Enginer</strong></p>\n<p>Bengaluru, Karnataka, India</p>\n<p>Save</p>\n<p><strong>Hire Type</strong> Employee<strong>Job ID</strong> 17054<strong>Date posted</strong> 04/20/2026</p>\n<p>A peek inside our office</p>\n<p>Po Popal</p>\n<p>Workplace Resources, Sr Director</p>\n<p><strong>Alternate Job Titles:</strong></p>\n<ul>\n<li>Applications Engineer – Static Timing Analysis</li>\n<li>PrimeTime Specialist</li>\n<li>STA Solutions Engineer</li>\n<li>Silicon Verification Engineer</li>\n<li>Customer Success Engineer – EDA Tools</li>\n</ul>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.</p>\n<p>Our Silicon Design &amp; Verification business is all about building high-performance silicon chips,faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance,eliminating months off their project schedules.</p>\n<p><strong>You Are:</strong></p>\n<p>You are a seasoned engineer with a keen interest in cutting-edge semiconductor technology and a passion for delivering customer-centric solutions. With a strong background in static timing analysis, you understand the intricacies of chip design and the critical role of timing verification in successful tapeouts. You thrive on solving complex technical challenges, whether through competitive benchmarking, customer training, or advanced collaboration initiatives. Your experience with Synopsys PrimeTime sets you apart, and you’re adept at explaining technical concepts to both engineers and management audiences.</p>\n<p>You possess exceptional communication skills, enabling you to build relationships and foster trust with customers and internal teams alike. You are comfortable leading technical discussions, delivering workshops, and supporting users through the entire lifecycle of their projects. Your analytical mindset helps you dissect timing-related issues, process variations, and signal integrity challenges, ensuring that your customers achieve optimal results.</p>\n<p>As a collaborative team player, you value diverse perspectives and enjoy working across functions,including R&amp;D, marketing, and sales,to drive product enhancements and customer satisfaction. You are proactive, resourceful, and adaptable, always ready to learn and grow in a fast-evolving industry. Your dedication to excellence and innovation makes you a valuable asset to Synopsys and its customers.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Driving increased adoption of Synopsys PrimeTime by executing competitive benchmarks and product evaluations for customers.</li>\n<li>Articulating product advantages and technical superiority to customer design teams and management in both pre-sale and post-sale engagements.</li>\n<li>Delivering customer training sessions, workshops, and hands-on support to enhance user proficiency and satisfaction.</li>\n<li>Providing tape-out support, troubleshooting timing issues, and guiding customers through complex design challenges.</li>\n<li>Collaborating with R&amp;D, marketing, and sales teams to relay customer feedback and contribute to product enhancements.</li>\n<li>Engaging in advanced initiatives that foster innovation and strengthen customer relationships.</li>\n<li>Developing technical documentation and best practices to streamline customer adoption and usage.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Accelerating customer project schedules by enabling efficient and accurate timing analysis using PrimeTime.</li>\n<li>Enhancing product usage and satisfaction, driving customer loyalty and long-term partnerships.</li>\n<li>Contributing to the continuous improvement of Synopsys STA tools by providing actionable insights from real-world customer engagements.</li>\n<li>Supporting industry-leading chip design teams in achieving successful tapeouts and meeting performance targets.</li>\n<li>Empowering customers to overcome complex timing, process variation, and signal integrity challenges.</li>\n<li>Strengthening Synopsys’ reputation as the provider of choice for advanced silicon design and verification solutions.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>Hands-on experience with Synopsys PrimeTime static timing analysis tool.</li>\n<li>Deep understanding of timing corners, modes, process variations, and signal integrity issues.</li>\n<li>Familiarity with synthesis, physical design, extraction, and ECO methodologies.</li>\n<li>Strong proficiency in TCL scripting for tool customization and automation.</li>\n<li>Excellent verbal and written communication skills, with prior customer-facing experience preferred.</li>\n<li>BSEE or equivalent with 3–5 years of relevant experience, or MSEE/equivalent with 2–4 years.</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>Clear, confident communicator able to engage technical and non-technical audiences.</li>\n<li>Analytical problem-solver with a detail-oriented approach to complex technical challenges.</li>\n<li>Collaborative team player who thrives in cross-functional environments.</li>\n<li>Adaptable and resourceful, comfortable with evolving technologies and project priorities.</li>\n<li>Customer-focused, demonstrating empathy and proactive support.</li>\n<li>Self-motivated, eager to learn and contribute to innovation.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of:</strong></p>\n<p>You will join the applications engineering team supporting the industry-leading Static Timing Analysis tool, PrimeTime. The team’s mission is to drive customer success by delivering expert guidance and technical support, ensuring seamless adoption and optimal usage of Synopsys STA solutions. Working closely with customers and internal stakeholders, the team fosters a culture of innovation, collaboration, and continuous improvement, shaping the next generation of chip design and verification technology.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_199e305e-039","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/application-engineering-sr-enginer/44408/94212498304","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"Competitive salary and benefits package","x-skills-required":["Synopsys PrimeTime","static timing analysis","chip design","signal integrity","TCL scripting","physical design","synthesis","ECO methodologies"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:16:00.977Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Synopsys PrimeTime, static timing analysis, chip design, signal integrity, TCL scripting, physical design, synthesis, ECO methodologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ab44b021-25d"},"title":"Analog Design, Staff Engineer","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>You are an experienced analog design engineer, passionate about developing cutting-edge SerDes products and advancing high-speed chip-to-chip communications. With a strong grasp of CMOS technologies, you possess a solid background in analog and mixed-signal block design, particularly related to high-speed interfaces such as Drivers, Receivers, Clocking, and CDR. You thrive in collaborative environments, working closely with layout and cross-functional teams to optimize circuit performance, power, and area. Your analytical skills and problem-solving mindset enable you to tackle complex challenges and deliver reliable solutions. You communicate effectively in English, both in writing and verbally, and are comfortable using industry-standard IC design packages and UNIX operating systems. With at least five years of industry experience and a specialization in electronics, you’re eager to make a meaningful impact in industries ranging from mobile and automotive to cloud computing, AI, IoT, 5G, and storage. You value inclusion and diversity and are motivated to contribute to the innovations that power the Era of Smart Everything.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Develop and/or validate analog circuits considering electrical specifications and reliability constraints.</li>\n<li>Document simulation results.</li>\n<li>Evaluate the impact of parasitic effects related to layout implementations. Work with the layout team to minimize such effects, improving performance, power, and area.</li>\n<li>Define and plan analog design activities.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enable high-speed communications for leading-edge devices and systems across multiple industries.</li>\n<li>Help optimize circuit performance, power, and area for Synopsys’ silicon-proven SerDes products.</li>\n<li>Support the integration of advanced analog blocks into SoCs to meet unique application requirements.</li>\n<li>Minimize risk and accelerate time-to-market for differentiated customer products.</li>\n<li>Contribute to the continuous improvement of analog design methodologies and processes.</li>\n<li>Collaborate with a global, multicultural team to drive innovation in high-speed interface technologies.</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>Good understanding CMOS technologies</li>\n<li>Good analysis, problem-solving and organization skills</li>\n<li>Good working experience in analog and mixed-signal block design, preferably related to high speed SERDES (Drivers, Receivers, SERDES, Clocking, CDR)</li>\n<li>Good written and verbal communication in English</li>\n<li>Familiarity with one or more IC design packages</li>\n<li>Familiarity with UNIX operating Systems</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Minimum 5-years’ industry experience</li>\n<li>Knowledge of analog CMOS circuit design, typically obtained through a specialization in Electronics (at the University), is preferred</li>\n</ul>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You will be part of a fast-growing analog and mixed signal R&amp;D team, developing high-speed analog integrated circuits in the most advanced FinFET/GAA process nodes. You’ll interact with a global, dynamic, multi-cultural and cross-functional design team, working together to deliver industry-leading SerDes IP solutions.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_ab44b021-25d","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/gdansk/analog-design-staff-engineer/44408/94257665712","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS technologies","analog and mixed-signal block design","high-speed interfaces","Drivers","Receivers","Clocking","CDR","IC design packages","UNIX operating Systems"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:15:50.289Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Gdansk"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS technologies, analog and mixed-signal block design, high-speed interfaces, Drivers, Receivers, Clocking, CDR, IC design packages, UNIX operating Systems"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a29274cc-e50"},"title":"Analog Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>As a Staff Engineer in Analog Design, you will be part of a team focused on developing high-speed SerDes physical interfaces and supporting analog blocks for advanced SoCs. You will work alongside passionate engineers who value technical excellence, innovation, and teamwork - driving the integration of new capabilities for the Era of Smart Everything.</p>\n<p>Designing and validating analog and mixed-signal circuits, with a focus on high-speed SerDes interfaces (including drivers, receivers, clocking, PLL, DLL, and CDR). Conducting schematic entry, simulation, and final validation of analog blocks, from basic reference components to complex analog front-ends. Collaborating with layout engineers to review and optimize layout designs, minimizing the impact of parasitics on circuit performance. Developing and validating custom digital circuits for high-speed applications, ensuring timing closure and constraint checks using industry standard tools such as Primetime and Nanotime. Utilizing IC design tools and SPICE simulators for simulation, verification, and performance analysis of analog circuits. Engaging with international teams to share knowledge, solve problems, and drive innovation in analog design methodologies.</p>\n<p>Key responsibilities include: Designing and validating analog and mixed-signal circuits Conducting schematic entry, simulation, and final validation of analog blocks Collaborating with layout engineers to review and optimize layout designs Developing and validating custom digital circuits Utilizing IC design tools and SPICE simulators Engaging with international teams</p>\n<p>The ideal candidate will have: MSc in Electrical or Computer Engineering (or equivalent) with a solid background in transistor-level circuit design 5+ years of hands-on experience in analog circuit design, especially in high-speed mixed-signal environments Strong knowledge of deep submicron CMOS technologies and their application in modern ICs Experience with SPICE simulators, simulation methods, and verification tools for analog circuit analysis Familiarity with industry standard IC design tools and digital circuit validation, including STA timing closure (Primetime, Nanotime, or equivalent) Preferred: Knowledge of Synopsys EDA tools and familiarity with Unix and scripting languages (TCL, Python)</p>\n<p>As a Staff Engineer, you will be responsible for delivering high-quality designs, collaborating with cross-functional teams, and driving innovation in analog design methodologies. You will also be expected to mentor junior engineers and contribute to the development of new design techniques and tools.</p>\n<p>If you are a motivated and experienced analog design engineer looking to take your career to the next level, we encourage you to apply for this exciting opportunity.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a29274cc-e50","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/moreira/analog-design-staff-engineer/44408/94212498336","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"Competitive salary and benefits package","x-skills-required":["Analog circuit design","Mixed-signal circuit design","Deep submicron CMOS technologies","SPICE simulators","Simulation methods","Verification tools","Industry standard IC design tools","Digital circuit validation","STA timing closure"],"x-skills-preferred":["Synopsys EDA tools","Unix and scripting languages","TCL","Python"],"datePosted":"2026-04-24T14:15:36.855Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Moreira"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog circuit design, Mixed-signal circuit design, Deep submicron CMOS technologies, SPICE simulators, Simulation methods, Verification tools, Industry standard IC design tools, Digital circuit validation, STA timing closure, Synopsys EDA tools, Unix and scripting languages, TCL, Python"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6a763870-7cf"},"title":"Silicon Lab Debugging Engineer","description":"<p>As a Silicon Lab Debugging Engineer at Synopsys, you will be responsible for debugging complex analog and mixed-signal issues, conducting deep root-cause analysis using structured, data-driven investigation methods.</p>\n<p>You will run simulations to reproduce issues, evaluate results, and translate findings into hypotheses and actionable fix recommendations. You will execute lab testing and bench validation to confirm hypotheses, correlate lab data with simulation results, and support failure analysis.</p>\n<p>You will collaborate daily with the lab team to accelerate issue resolution and ensure alignment across physical design and validation. You will analyze schematics, layouts, and physical design collateral to isolate issue mechanisms and identify corrective actions.</p>\n<p>You will develop and validate solutions, communicating recommended design and layout changes to internal stakeholders clearly and effectively. You will deliver high-quality documentation covering issue reproduction, simulation setup, lab correlation, analysis steps, findings, and fix recommendations.</p>\n<p>You will engage directly with customers to communicate technical findings, issue status, analysis results, and proposed mitigations in a professional manner. You will collaborate across teams to accelerate turnaround time on high-priority issues and reduce repeat issues through knowledge sharing and process improvement.</p>\n<p>Your impact will be to accelerate identification and resolution of root causes for analog and mixed-signal issues, reducing project delays. You will deliver validated, actionable fixes that minimize repeat issues and enhance product reliability.</p>\n<p>You will build credibility and trust with customers through clear, timely, and professional communication of technical findings and recommendations. You will create reusable documentation that serves as a knowledge base for the debug and design communities, fostering continuous learning and improvement.</p>\n<p>You will support cross-functional alignment and collaboration, enabling faster and more effective issue closure. You will drive innovation in debug methodologies, contributing to the advancement of Synopsys&#39; industry-leading technology.</p>\n<p>You will enhance the quality and robustness of Synopsys&#39; analog and mixed-signal products, strengthening our competitive advantage.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_6a763870-7cf","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/porto-salvo/silicon-lab-debugging-engineer/44408/94212498400","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog design","mixed-signal debugging","simulation","lab testing","bench validation","physical design","layout analysis","schematic analysis","documentation","customer communication","team collaboration"],"x-skills-preferred":["MATLAB","automation/scripting","data analysis","modeling"],"datePosted":"2026-04-24T14:15:25.562Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Porto Salvo"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog design, mixed-signal debugging, simulation, lab testing, bench validation, physical design, layout analysis, schematic analysis, documentation, customer communication, team collaboration, MATLAB, automation/scripting, data analysis, modeling"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_68de4e05-3af"},"title":"ASIC Physical Design, Sr Engineer","description":"<p>We are seeking a highly skilled ASIC Physical Design Senior Engineer to join our team. As a key member of our team, you will be responsible for implementing and integrating state-of-the-art DDR IPs at advanced technology nodes (10nm, 7nm, 6nm, and below). You will also perform timing closure for designs operating above ~4GHz, ensuring robust performance and reliability.</p>\n<p>Your responsibilities will include:</p>\n<p>Implementing and integrating state-of-the-art DDR IPs at advanced technology nodes (10nm, 7nm, 6nm, and below). Performing timing closure for designs operating above ~4GHz, ensuring robust performance and reliability. Collaborating daily with local and US counterparts to align on technical challenges and project milestones. Integrating mixed-signal macro IPs and optimizing their placement within complex chip architectures. Designing and building efficient clock trees with exceptionally tight skew balancing to meet stringent requirements. Driving continuous improvement in implementation methodologies and sharing best practices across the team. Participating in design reviews, providing critical feedback and innovative solutions to enhance project outcomes.</p>\n<p>As a senior engineer, you will have a strong technical foundation in ASIC physical design and hands-on experience with DDR IP implementation and timing closure, especially at advanced nodes (10nm, 7nm, 6nm and below). You will also have proficiency in EDA tools for synthesis, place-and-route, and timing analysis.</p>\n<p>If you are a detail-oriented and analytical individual with a drive for technical excellence, effective communication skills, and a collaborative mindset, we encourage you to apply for this exciting opportunity.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_68de4e05-3af","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-physical-design-sr-engineer/44408/93712504224","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC physical design","DDR IP implementation","Timing closure","EDA tools","Synthesis","Place-and-route","Timing analysis"],"x-skills-preferred":["Clock tree synthesis","Mixed-signal macro IPs","Implementation methodologies"],"datePosted":"2026-04-24T14:15:05.659Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC physical design, DDR IP implementation, Timing closure, EDA tools, Synthesis, Place-and-route, Timing analysis, Clock tree synthesis, Mixed-signal macro IPs, Implementation methodologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_197a80b7-96d"},"title":"SoC Design and Verification Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p>You Are: You are a passionate, detail-oriented engineer with an insatiable curiosity for technology and its impact on the world. You thrive in collaborative environments, bringing together diverse perspectives to solve complex challenges. With a strong foundation in RTL and SoC design and verification, you approach every project with a sense of ownership and a commitment to excellence. You have a deep understanding of digital and mixed-signal circuits, and you’re eager to apply your skills to cutting-edge 3D-IC and Silicon Lifecycle Management (SLM) technologies. You pride yourself on your analytical thinking and problem-solving abilities, consistently delivering high-quality, reliable solutions. As an effective communicator, you can clearly articulate technical concepts to both internal teams and external customers, fostering strong partnerships and driving innovation. You are adaptable, self-motivated, and resilient in the face of challenges, always seeking opportunities to learn and grow. Your collaborative spirit enables you to work seamlessly within cross-functional teams, and your leadership potential shines through as you mentor others and contribute to a culture of continuous improvement. Above all, you are driven by the desire to make a meaningful impact,helping Synopsys shape the future of semiconductor technology.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Developing a tool for the automated verification of SLM products to run Unit and System Level verification</li>\n<li>Developing comprehensive test cases to ensure robust product functionality and performance</li>\n<li>Collaborating with customers and internal engineering teams to resolve technical issues, including hands-on debugging and root cause analysis</li>\n<li>Staying current with emerging trends, standards, and best practices in SLM and 3D-IC technologies</li>\n<li>Contributing to the improvement of verification methodologies and automation flows</li>\n<li>Documenting design specifications, verification plans, and results to ensure transparency and repeatability</li>\n<li>Participating in technical discussions to drive innovation and continuous improvement.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Accelerate the development of industry-leading SLM IPs that power the world’s top technology companies</li>\n<li>Enhance product reliability and user experience for global semiconductor solutions</li>\n<li>Drive innovation in verification methodologies, setting new standards for efficiency and accuracy</li>\n<li>Enable successful integration of advanced 3D-IC technologies, expanding Synopsys’ leadership in the market</li>\n<li>Foster strong customer relationships through technical expertise and responsive support</li>\n<li>Contribute to a culture of excellence and continuous learning within the engineering team</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>BS/MS in Computer Science, Electrical Engineering, or related field</li>\n<li>5+ years of hands-on experience in SoC design and verification</li>\n<li>Proficiency in EDA tools, Verilog, System Verilog, TCL scripting, Python and Formal Verification methodologies</li>\n<li>Experience working in Unix/Linux environments</li>\n<li>Strong debugging and problem-solving skills, especially in complex chip design environments</li>\n<li>Good written and verbal communication skills in English</li>\n<li>Knowledge of digital and mixed-signal IP/circuit design (a plus)</li>\n<li>Familiarity with 3D-IC standards and semiconductor verification best practices (desirable)</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Analytical and critical thinker with a detail-oriented approach</li>\n<li>Effective communicator, comfortable collaborating across teams and with customers</li>\n<li>Self-motivated and proactive in seeking solutions and driving projects forward</li>\n<li>Adaptable and resilient, thriving in a fast-paced and dynamic environment</li>\n<li>Team player with a collaborative mindset and a commitment to continuous improvement</li>\n</ul>\n<p>The Team You’ll Be A Part Of: You’ll join a talented and diverse engineering team focused on developing and verifying cutting-edge Silicon Lifecycle Management IPs for next-generation chip solutions. The team values open communication, innovation, and mutual support, working collaboratively to solve complex problems and deliver world-class products. You’ll have the opportunity to contribute to cross-functional projects, engage with global stakeholders, and shape the future of semiconductor design and verification.</p>\n<p>Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_197a80b7-96d","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/yerevan/soc-design-and-verification-staff-engineer/44408/94068174464","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["EDA tools","Verilog","System Verilog","TCL scripting","Python","Formal Verification methodologies","Unix/Linux environments","Digital and mixed-signal IP/circuit design","3D-IC standards","Semiconductor verification best practices"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:14:36.871Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Yerevan"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"EDA tools, Verilog, System Verilog, TCL scripting, Python, Formal Verification methodologies, Unix/Linux environments, Digital and mixed-signal IP/circuit design, 3D-IC standards, Semiconductor verification best practices"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_f8e9f655-4df"},"title":"Medical Director, Safety Physician - Oncology","description":"<p>This role is responsible for the Clinical Safety strategy for assigned AstraZeneca-MedImmune drug projects and products throughout all stages of development and/or when on the market, including implementation and communication of the strategy at the project team/governance level.</p>\n<p>The Medical Director, Safety Physician - Oncology will lead the development and implementation of clinical safety strategies for assigned drug projects and products, ensuring compliance with regulatory requirements and company policies.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Developing and implementing clinical safety strategies for assigned drug projects and products</li>\n<li>Providing medical input to regulatory supporting documentation for labelling updates</li>\n<li>Collaborating with external provider representatives in routine signal management activities</li>\n<li>Discussing the results of data evaluation with the Surveillance Team and/or appropriate key stakeholders</li>\n<li>Providing medical input to deliver accurate and fit for purpose safety evaluation documents with clear conclusions in response to internal or regulatory authority requests for safety data</li>\n</ul>\n<p>The ideal candidate will have a medical degree (e.g. MD, MBBS) and at least 2 years of clinical experience post-registration, with a high level of medical competence and an ability to balance this with industry standards to achieve business goals.</p>\n<p>The role requires strong communication and collaboration skills, with the ability to work effectively in cross-functional and cross-cultural project teams and environments.</p>\n<p>The Medical Director, Safety Physician - Oncology will be accountable for maintaining personal readiness in response to internal audit or regulatory inspection, and will participate in, and may lead, a process improvement initiative team within PS.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_f8e9f655-4df","directApply":true,"hiringOrganization":{"@type":"Organization","name":"PS TA Oncology","sameAs":"https://astrazeneca.eightfold.ai","logo":"https://logos.yubhub.co/astrazeneca.eightfold.ai.png"},"x-apply-url":"https://astrazeneca.eightfold.ai/careers/job/563877689947274","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Clinical Safety","Regulatory Affairs","Pharmacovigilance","Signal Detection","Risk Management"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:14:06.146Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Gaithersburg, Maryland, United States of America"}},"employmentType":"FULL_TIME","occupationalCategory":"Healthcare","industry":"Pharmaceuticals","skills":"Clinical Safety, Regulatory Affairs, Pharmacovigilance, Signal Detection, Risk Management"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b38c9ac0-72a"},"title":"Sr Staff SIPI Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>We are hiring in Ottawa, ON and Mississauga, ON.</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars, machine learning to artificial intelligence. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>We develop and deliver industry-leading high-speed interface IP and system solutions, enabling customers to build reliable, high-performance products across advanced nodes and packaging technologies. Our Signal &amp; Power Integrity (SIPI) team partners across silicon design, package design, board design, and validation teams to ensure robust SerDes links and power delivery in complex system environments.</p>\n<p>You are a highly skilled and passionate engineer with a deep understanding of high-speed signal and power integrity, particularly in the realm of SerDes interfaces. With a proven track record in end-to-end SIPI for advanced links such as PCI Express (Gen6/7/8), E224G, E448G, and CXL (over PCIe), you thrive on solving complex engineering challenges and collaborating across cross-functional teams.</p>\n<p>As a technical leader, you mentor others, drive technical reviews, and are committed to sharing your knowledge and standardizing best practices. Your disciplined approach to documentation and reproducibility ensures that learnings are captured and reused.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Lead end-to-end SIPI for high-speed interfaces including PCI Express (Gen6/7/8), E224G, E448G, CXL (over PCIe), and other SerDes interfaces, spanning on-die, interposer, package, PCB, connectors, and compliance fixtures.</li>\n</ul>\n<ul>\n<li>Drive channel modeling and correlation across time- and frequency-domain analysis: S-parameters, TDR, crosstalk, ICN/ccICN, ERL/dERL, jitter/noise budgeting, equalization tradeoffs (TX/RX FFE/DFE/CTLE), eye margin simulation, and link margining.</li>\n</ul>\n<ul>\n<li>Own and execute SI signoff methodology for SerDes channels, including test chip package/board SIPI model extraction/model quality checks, de-embedding, and ensuring models are bandwidth-appropriate for target data rates.</li>\n</ul>\n<ul>\n<li>Partner with circuit/PHY, interposer/package, board, and product teams to diagnose bring-up and lab issues; propose design fixes and quantify risk/benefit via simulation and measurement.</li>\n</ul>\n<ul>\n<li>Plan and run correlation experiments (bench characterization, compliance testing support, fixture design guidance) and document learnings as reusable design guidelines.</li>\n</ul>\n<ul>\n<li>Define, improve, and document SIPI flows, requirements, and checklists for internal teams and (where applicable) customers; mentor engineers and lead technical reviews.</li>\n</ul>\n<ul>\n<li>Provide technical leadership across programs: set priorities, identify cross-project reuse opportunities, and influence architecture choices impacting signal integrity and power integrity.</li>\n</ul>\n<p><strong>Impact</strong></p>\n<ul>\n<li>Enable first-pass success of high-speed SerDes IP and system integrations by defining robust SIPI signoff criteria and delivering validated, correlated methodologies.</li>\n</ul>\n<ul>\n<li>Reduce schedule risk by rapidly diagnosing complex cross-domain issues (silicon/package/board/lab) and guiding practical design changes backed by quantitative analysis.</li>\n</ul>\n<ul>\n<li>Raise the technical bar by mentoring others, standardizing best practices, and influencing architectural decisions for next-generation interconnects.</li>\n</ul>\n<ul>\n<li>Improve product performance and reliability by ensuring thorough modeling, simulation, and correlation to hardware in diverse environments.</li>\n</ul>\n<ul>\n<li>Drive innovation in SIPI methodologies, enabling scalable, reusable flows across multiple programs and product lines.</li>\n</ul>\n<ul>\n<li>Foster a culture of collaboration and continuous improvement within the team and across partnering organizations.</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>B.S. (M.S./Ph.D. preferred) in Electrical/Electronics Engineering or related field.</li>\n</ul>\n<ul>\n<li>10+ years of relevant experience in high-speed SI/PI for SerDes links (silicon + package + board), preferably in interface IP or high-volume product development.</li>\n</ul>\n<ul>\n<li>Strong fundamentals in EM, transmission lines, passive/active modeling, and statistical link analysis; comfortable translating system requirements into measurable/signoff criteria.</li>\n</ul>\n<ul>\n<li>Expertise with high-speed link concepts: insertion/return loss, impedance control, mode conversion, NEXT/FEXT, jitter/noise sources, equalization, BER, etc.</li>\n</ul>\n<ul>\n<li>Hands-on experience with modeling, simulation, and EM tools (HSPICE, Keysight ADS/SysteVue, Ansys HFSS/SIwave/AEDT, Cadence Sigrity, Mathworks SIMULINK) and model formats (Touchstone, IBIS-AMI, SPICE, EM-based RLGC).</li>\n</ul>\n<ul>\n<li>Experience with lab correlation and measurement techniques (TDR, VNA, eye/jitter measurements, de-embedding/fixture calibration) and working alongside validation/compliance teams.</li>\n</ul>\n<ul>\n<li>Proficiency in scripting/automation for flow enablement (Python preferred; MATLAB/TCL a plus) and a disciplined approach to documentation and reproducibility.</li>\n</ul>\n<ul>\n<li>Demonstrated technical leadership: mentoring, design reviews, influencing cross-functional decisions, and communicating complex topics clearly to mixed audiences.</li>\n</ul>\n<p><strong>Who You Are</strong></p>\n<ul>\n<li>Analytical and detail-oriented, with a passion for tackling complex engineering challenges.</li>\n</ul>\n<ul>\n<li>Collaborative and communicative, able to work effectively across multi-disciplinary teams.</li>\n</ul>\n<ul>\n<li>Proactive and resourceful, constantly seeking opportunities to optimize processes and drive innovation.</li>\n</ul>\n<ul>\n<li>Mentor and leader, committed to sharing knowledge and empowering others.</li>\n</ul>\n<ul>\n<li>Disciplined and organized, with a strong focus on documentation, reproducibility, and best practices.</li>\n</ul>\n<ul>\n<li>Adaptable, able to thrive in fast-paced, dynamic environments.</li>\n</ul>\n<p><strong>The Team You’ll Be Part Of</strong></p>\n<p>You will join a global SIPI team that works closely with SerDes/PHY design, package and board engineering, validation, and product teams to deliver high-performance interface IP. The team values rigorous analysis, strong correlation to hardware, and practical engineering judgment. Together, we drive innovation and enable our customers to create high-performance silicon chips and software content.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b38c9ac0-72a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ottawa/sr-staff-sipi-engineer-16707/44408/94270136000","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["high-speed signal and power integrity","SerDes interfaces","end-to-end SIPI","PCI Express (Gen6/7/8)","E224G","E448G","CXL (over PCIe)","EM, transmission lines, passive/active modeling, and statistical link analysis","HSPICE, Keysight ADS/SysteVue, Ansys HFSS/SIwave/AEDT, Cadence Sigrity, Mathworks SIMULINK","Touchstone, IBIS-AMI, SPICE, EM-based RLGC","TDR, VNA, eye/jitter measurements, de-embedding/fixture calibration","scripting/automation for flow enablement (Python preferred; MATLAB/TCL a plus)"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:14:01.171Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ottawa"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"high-speed signal and power integrity, SerDes interfaces, end-to-end SIPI, PCI Express (Gen6/7/8), E224G, E448G, CXL (over PCIe), EM, transmission lines, passive/active modeling, and statistical link analysis, HSPICE, Keysight ADS/SysteVue, Ansys HFSS/SIwave/AEDT, Cadence Sigrity, Mathworks SIMULINK, Touchstone, IBIS-AMI, SPICE, EM-based RLGC, TDR, VNA, eye/jitter measurements, de-embedding/fixture calibration, scripting/automation for flow enablement (Python preferred; MATLAB/TCL a plus)"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_afa6b6e0-039"},"title":"Field Application Engineer","description":"<p>Engineer the Future with Us</p>\n<p>We are seeking a passionate and experienced Field Application Engineer to join our team. As a Field Application Engineer, you will serve as the primary technical interface for strategic customers leveraging PrimeLib for advanced library characterization and modeling. You will provide expert guidance on integrating PrimeLib into diverse EDA flows, ensuring optimal performance and accuracy.</p>\n<p>Responsibilities:</p>\n<p>Serve as the primary technical interface for strategic customers leveraging PrimeLib for advanced library characterization and modeling. Provide expert guidance on integrating PrimeLib into diverse EDA flows, ensuring optimal performance and accuracy. Lead product demonstrations, evaluations, and proof-of-concept projects that showcase PrimeLib&#39;s capabilities in real-world scenarios. Assist customers in optimizing PrimeLib usage for various different technologies nodes including cutting-edge process nodes such as 3nm and 2nm technologies. Troubleshoot and resolve complex technical challenges related to timing, power, and signal integrity modeling. Collaborate with R&amp;D and product teams to influence the PrimeLib roadmap, advocating for customer needs and emerging technology trends. Develop and deliver technical training, best practices, and documentation to empower both customers and internal teams. Represent Synopsys and PrimeLib at industry conferences, technical forums, and customer workshops.</p>\n<p>The Impact You Will Have:</p>\n<p>Accelerate customer adoption and success with PrimeLib, directly influencing the design of next-generation semiconductor products. Drive technical excellence and innovation by bridging customer requirements and R&amp;D advancements. Enhance Synopsys&#39; reputation as a trusted technology partner and thought leader in library characterization and EDA solutions. Shape the evolution of PrimeLib by capturing and relaying key customer insights to product development teams. Facilitate knowledge sharing and best practices that elevate the capabilities of customers and colleagues alike. Promote the adoption of advanced semiconductor process technologies through expert technical support and guidance. Build lasting relationships with Tier-1 semiconductor companies and industry leaders.</p>\n<p>What You’ll Need:</p>\n<p>BS/MS in Electrical Engineering, Computer Engineering, or a related field (PhD preferred). 8+ years of experience in semiconductor design, library characterization, or EDA application engineering. Strong background in timing, power, variation, and signal integrity analysis for standard cell libraries. Hands-on expertise with characterization tools such as PrimeLib, Liberate, or SiliconSmart, and SPICE simulators. Advanced scripting skills (Python, Perl, TCL) for automation and flow customization. Familiarity with advanced process technologies, variation modeling, and Liberty format (including LVF/CCS/CCSN/CCSP models). Excellent verbal and written communication skills, with a proven ability to present complex technical concepts to varied audiences.</p>\n<p>Who You Are:</p>\n<p>A collaborative team player who excels in cross-functional environments and values diverse perspectives. Detail-oriented, analytical, and resourceful problem-solver with a passion for tackling technical challenges. Strong communicator who can build trust and rapport with customers, partners, and internal stakeholders. Adaptable and eager to learn, with a growth mindset and commitment to continuous improvement. Customer-focused and proactive, always striving to deliver exceptional service and solutions. Comfortable with ambiguity and able to thrive in fast-paced, dynamic settings.</p>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You will join a dynamic, high-impact Customer Application Services team focused on enabling customer success with Synopsys’ PrimeLib product. Our team works closely with R&amp;D, product management, and global customers to deliver technical excellence, foster innovation, and drive the adoption of industry-leading library characterization solutions. We value open communication, knowledge sharing, and a collaborative spirit that empowers each member to make meaningful contributions.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_afa6b6e0-039","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/zapopan/field-application-engineer/44408/90581151904","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["semiconductor design","library characterization","EDA application engineering","timing, power, variation, and signal integrity analysis","characterization tools","SPICE simulators","advanced scripting skills","process technologies","variation modeling","Liberty format"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:13:41.190Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mexico"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"semiconductor design, library characterization, EDA application engineering, timing, power, variation, and signal integrity analysis, characterization tools, SPICE simulators, advanced scripting skills, process technologies, variation modeling, Liberty format"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7a1d65c6-eeb"},"title":"ASIC Digital Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>As a Staff Engineer in our ASIC Digital Design team, you will be responsible for leading and driving ownership of critical areas of verification alongside a team of talented verification engineers. You will define, implement, and track comprehensive verification test plans to ensure robust coverage and quality for Subsystem.</p>\n<p>Your responsibilities will include specifying, building, enhancing, and maintaining state-of-the-art Subsystem top-level UVM-based System Verilog testbenches, integrating RTL and behavioral models. You will also code and debug test cases, including the creation of complex checkers and assertions using System Verilog/UVM.</p>\n<p>In addition, you will extract and review functional coverage (FC) and code coverage metrics to ensure quality metric goals are met. You will manage regressions and contribute to the continuous improvement of verification strategies and test environments.</p>\n<p>You will work closely with RTL designers and architects to ensure functional correctness and collaborate with a global team of experienced verification engineers, fostering knowledge sharing and professional growth.</p>\n<p>As a Staff Engineer, you will have the opportunity to make a significant impact on the success of our Subsystem and contribute to the early detection and resolution of critical design issues, reducing time-to-market and silicon re-spins.</p>\n<p>You will also enhance Synopsys&#39; reputation as the premier provider of high-speed connectivity IP Subsystem through engineering excellence and innovation, and bolster Synopsys&#39; leadership in chip design by ensuring our IP verification methodologies set industry standards.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7a1d65c6-eeb","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-digital-design-staff-engineer/44408/93763201552","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["System Verilog","UVM","RTL design","Behavioral modeling","Verification","Functional coverage","Code coverage","Regression management","Continuous improvement","Collaboration","Knowledge sharing","Professional growth"],"x-skills-preferred":["ASIC design","FPGA design","Digital design","Analog design","Mixed-signal design","System-level design","Architecture","Circuit design","Verification methodologies","IP design","IP verification"],"datePosted":"2026-04-24T14:13:01.277Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"System Verilog, UVM, RTL design, Behavioral modeling, Verification, Functional coverage, Code coverage, Regression management, Continuous improvement, Collaboration, Knowledge sharing, Professional growth, ASIC design, FPGA design, Digital design, Analog design, Mixed-signal design, System-level design, Architecture, Circuit design, Verification methodologies, IP design, IP verification"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_93eda4db-c71"},"title":"Analog Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>As a highly skilled A&amp;MS Design Staff Engineer, you will lead the design of analog and mixed-signal circuits, blocks, and subsystems. You will develop architecture proposals and evaluate design tradeoffs for performance, power, area, and cost. You will perform circuit simulation, verification, and optimization using industry-standard EDA tools. You will support tape-out activities, silicon bring-up, debug, and characterization. You will collaborate with layout engineers to ensure design intent, robustness, and manufacturability. You will define and execute validation plans to meet product requirements. You will review design specifications, schematics, and test results. You will mentor junior engineers and contribute technical leadership across projects. You will work closely with system, digital, validation, and product teams to resolve technical issues. You will drive continuous improvement in design methodologies and best practices.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Leading the design of analog and mixed-signal circuits, blocks, and subsystems</li>\n<li>Developing architecture proposals and evaluating design tradeoffs for performance, power, area, and cost</li>\n<li>Performing circuit simulation, verification, and optimization using industry-standard EDA tools</li>\n<li>Supporting tape-out activities, silicon bring-up, debug, and characterization</li>\n<li>Collaborating with layout engineers to ensure design intent, robustness, and manufacturability</li>\n<li>Defining and executing validation plans to meet product requirements</li>\n<li>Reviewing design specifications, schematics, and test results</li>\n<li>Mentoring junior engineers and contributing technical leadership across projects</li>\n<li>Working closely with system, digital, validation, and product teams to resolve technical issues</li>\n<li>Driving continuous improvement in design methodologies and best practices</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_93eda4db-c71","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/yerevan/analog-design-staff-engineer/44408/94297252336","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Analog and Mixed-Signal Circuit Design","Circuit Simulation and Verification","EDA Tools","Tape-Out Activities","Silicon Bring-Up and Debug","Layout Engineering","Validation Planning","Design Specifications and Schematics","Test Results","Mentoring and Technical Leadership"],"x-skills-preferred":["High-Speed Interfaces","Data Converters","PLLs","Power Management","Sensors","Deep Submicron CMOS Processes","DFT","DFM","Product Engineering Flows"],"datePosted":"2026-04-24T14:13:00.235Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Yerevan"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog and Mixed-Signal Circuit Design, Circuit Simulation and Verification, EDA Tools, Tape-Out Activities, Silicon Bring-Up and Debug, Layout Engineering, Validation Planning, Design Specifications and Schematics, Test Results, Mentoring and Technical Leadership, High-Speed Interfaces, Data Converters, PLLs, Power Management, Sensors, Deep Submicron CMOS Processes, DFT, DFM, Product Engineering Flows"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_261d0412-78e"},"title":"High-Speed Interface Analog Design Engineer, Staff","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>As a High-Speed Interface Analog Design Engineer, you will develop and/or validate analog circuits considering electrical specifications and reliability constraints. You will document simulation results, evaluate the impact of parasitic effects related to layout implementations, and work with the layout team to minimize such effects, improving performance, power, and area. You will also define and plan analog design activities.</p>\n<p>You will enable high-speed communications for leading-edge devices and systems across multiple industries. You will help optimize circuit performance, power, and area for Synopsys&#39; silicon-proven SerDes products. You will support the integration of advanced analog blocks into SoCs to meet unique application requirements. You will minimize risk and accelerate time-to-market for differentiated customer products. You will contribute to the continuous improvement of analog design methodologies and processes. You will collaborate with a global, multicultural team to drive innovation in high-speed interface technologies.</p>\n<p>You will be part of a fast-growing analog and mixed signal R&amp;D team, developing high-speed analog integrated circuits in the most advanced FinFET/GAA process nodes. You will interact with a global, dynamic, multi-cultural and cross-functional design team, working together to deliver industry-leading SerDes IP solutions.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_261d0412-78e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/gdansk/high-speed-interface-analog-design-engineer-staff/44408/93750516768","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Good understanding CMOS technologies","Good analysis, problem-solving and organization skills","Good working experience in analog and mixed-signal block design, preferably related to high speed SERDES (Drivers, Receivers, SERDES, Clocking, CDR)","Good written and verbal communication in English","Familiarity with one or more IC design packages","Familiarity with UNIX operating Systems"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:12:40.368Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Gdansk"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Good understanding CMOS technologies, Good analysis, problem-solving and organization skills, Good working experience in analog and mixed-signal block design, preferably related to high speed SERDES (Drivers, Receivers, SERDES, Clocking, CDR), Good written and verbal communication in English, Familiarity with one or more IC design packages, Familiarity with UNIX operating Systems"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_47eb1938-db3"},"title":"Analog Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You are a passionate and detail-oriented engineer who thrives on solving complex technical challenges. Your expertise in analog and mixed-signal circuit design is matched by your drive to push the boundaries of data transmission speeds. You enjoy collaborating with multidisciplinary teams and value open communication, ensuring your designs are robust and reliable.</p>\n<p>You take pride in your analytical skills, always striving for precision and innovation, and you approach every project with curiosity and a growth mindset. Whether you are a Senior or Staff Engineer, you are ready to take ownership of high-performance SERDES designs, contribute to architecture discussions, and deliver solutions that advance the state of the art.</p>\n<p>You will design, simulate, and verify high-speed SERDES TX and RX analog circuits for data rates up to and beyond 200 Gbps. You will develop and optimize SERDES building blocks, including high-speed transmit drivers, receiver front-end circuits, and equalization circuits such as CTLE and DFE.</p>\n<p>You will perform detailed schematic-level analysis and simulations across process, voltage, and temperature (PVT) corners. You will collaborate closely with layout engineers to ensure proper parasitic control, matching, and signal integrity.</p>\n<p>You will run post-layout simulations and support design sign-off for robust silicon implementation. You will participate in design reviews, architecture discussions, and collaborate with digital, system, and validation teams for full SERDES integration.</p>\n<p>You will support silicon bring-up, debugging, and correlation with lab measurements for performance validation. You will contribute to design documentation, methodology development, and continuous IP quality improvements.</p>\n<p>Delivering high-performance SERDES IP that enables next-generation connectivity solutions across industries.</p>\n<p>Advancing the capabilities of high-speed data transmission in advanced CMOS process technologies.</p>\n<p>Ensuring robust and silicon-proven analog designs that drive product reliability and customer satisfaction.</p>\n<p>Improving design methodologies and contributing to industry-leading IP quality standards.</p>\n<p>Facilitating seamless integration of analog and digital subsystems for optimized system performance.</p>\n<p>Providing critical support in silicon validation, enabling rapid time-to-market for new products.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_47eb1938-db3","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/analog-design-staff-engineer-16591/44408/93743819040","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"$120,000 - $180,000 per year","x-skills-required":["Analog and mixed-signal circuit design","High-speed SERDES design","CMOS process technology","EDA tools (Cadence Virtuoso, Spectre)","Schematic-level analysis and simulation","Layout engineering","Signal integrity","Design sign-off","Silicon bring-up and debugging"],"x-skills-preferred":["CTLE and DFE design","High-speed transmit drivers","Receiver front-end circuits","Equalization circuits","Digital, system, and validation teams"],"datePosted":"2026-04-24T14:12:36.311Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog and mixed-signal circuit design, High-speed SERDES design, CMOS process technology, EDA tools (Cadence Virtuoso, Spectre), Schematic-level analysis and simulation, Layout engineering, Signal integrity, Design sign-off, Silicon bring-up and debugging, CTLE and DFE design, High-speed transmit drivers, Receiver front-end circuits, Equalization circuits, Digital, system, and validation teams","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":120000,"maxValue":180000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_4f7dae70-9ee"},"title":"R&D Engineer, Staff (PD, PnR, CTS)","description":"<p>Join Synopsys as a Staff R&amp;D Engineer in Physical Design (PD), Place and Route (PnR), and Chip Technology Software (CTS). As a member of our Hardware-Analytics and Test (HAT) business unit, you will be part of the SLM Hardware Group (SHG) developing advanced SLM IPs and subsystems.</p>\n<p>Key Responsibilities:</p>\n<ul>\n<li>Design and implement physical design flows for SLM IPs and subsystems, including state-of-the-art SLM Controllers and on-chip Monitors.</li>\n<li>Execute RTL2GDS flows on advanced process nodes (16nm to 3nm and beyond), ensuring robust performance and reliability.</li>\n<li>Perform static timing analysis, synthesis, and layout closure using industry-leading EDA tools, preferably Synopsys PrimeTime, ICC2, Design Compiler, or Fusion Compiler.</li>\n<li>Collaborate with cross-functional teams to integrate soft and mixed-signal IPs, optimize design margins, and address high-frequency, multi-voltage, and low-power requirements.</li>\n<li>Develop and enhance automation scripts (TCL/PERL) to streamline design processes and improve execution efficiency.</li>\n<li>Participate in project planning, execution, and mentoring, supporting both internal teams and external customers with technical expertise and guidance.</li>\n<li>Contribute to the signoff and verification of designs, ensuring compliance with quality and reliability standards.</li>\n</ul>\n<p>Impact:</p>\n<ul>\n<li>Accelerate the integration and deployment of next-generation SLM products, enabling customers to bring differentiated solutions to market faster and with reduced risk.</li>\n<li>Optimize semiconductor lifecycle management through innovative hardware IP, test, and analytics, enhancing performance, power, area, and yield.</li>\n<li>Drive advancements in chip design and verification methodologies, supporting the evolution of process nodes and IP integration.</li>\n<li>Enhance reliability and scalability of technology products, contributing to breakthroughs in AI, IoT, automotive, and cloud sectors.</li>\n<li>Empower global teams and customers with robust solutions, technical guidance, and effective collaboration.</li>\n<li>Support Synopsys&#39; leadership in the Era of Smart Everything, powering the technologies that shape our connected world.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Strong experience in standard ASIC RTL2GDS physical implementation and signoff flows.</li>\n<li>Hands-on expertise in synthesis, pre-layout STA, post-layout STA, and CTS tools.</li>\n<li>BS or MS degree in Electrical Engineering with 5+ years of relevant industry experience.</li>\n<li>Automation-focused mindset with proven experience in scripting (TCL/PERL) and custom flow development.</li>\n<li>Exposure to soft and mixed-signal IPs, high-frequency/multi-voltage designs, and low-power methodologies.</li>\n<li>Proficiency with EDA tools from any vendor, preferably Synopsys tools (PrimeTime, ICC2, Design Compiler, Fusion Compiler).</li>\n<li>Solid understanding of OCV, POCV, derates, crosstalk, and design margins.</li>\n<li>Experience in layout of digital blocks, timing constraints, STA, and timing closure.</li>\n<li>Experience with PVT-sensors and/or DFT/DFx technologies is a strong plus.</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Collaborative and inclusive team player who values diversity and supports others.</li>\n<li>Excellent communicator, able to convey complex technical concepts clearly and effectively.</li>\n<li>Mentor and leader, providing guidance and support to peers and junior engineers.</li>\n<li>Adaptable and innovative, eager to learn and embrace new technologies and methodologies.</li>\n<li>Self-motivated with strong project execution and planning skills.</li>\n<li>Customer-focused, dedicated to delivering high-quality solutions and support.</li>\n</ul>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You’ll join the rapidly expanding Hardware-Analytics and Test (HAT) business unit as a member of the SLM Hardware Group (SHG). The team is dedicated to developing advanced SLM IPs and subsystems, leveraging expertise in backend and physical design to deliver robust, high-performance solutions.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_4f7dae70-9ee","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/r-and-d-engineer-staff-pd-pnr-cts/44408/93647959680","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL2GDS physical implementation","Synthesis","Static timing analysis","Place and route","Layout closure","Automation scripting","TCL/PERL","EDA tools","Synopsys PrimeTime","ICC2","Design Compiler","Fusion Compiler","Soft and mixed-signal IPs","High-frequency/multi-voltage designs","Low-power methodologies","PVT-sensors","DFT/DFx technologies"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:12:09.026Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL2GDS physical implementation, Synthesis, Static timing analysis, Place and route, Layout closure, Automation scripting, TCL/PERL, EDA tools, Synopsys PrimeTime, ICC2, Design Compiler, Fusion Compiler, Soft and mixed-signal IPs, High-frequency/multi-voltage designs, Low-power methodologies, PVT-sensors, DFT/DFx technologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6dcab51d-0cd"},"title":"ASIC Physical Design, Sr Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p>You Are: You are a passionate and resourceful ASIC Physical Design engineer ready to tackle the complex challenges of next-generation silicon. With a strong foundation in VLSI concepts, you thrive in dynamic, collaborative environments and are motivated by the opportunity to learn and grow. You are adept at communicating technical ideas, whether collaborating with teammates in Bangalore or interacting with colleagues in the US. Your attention to detail and commitment to quality ensure your designs meet stringent performance and power requirements. You bring a proactive attitude, always seeking new ways to optimize and innovate, and you embrace challenges such as achieving timing closure at GHz frequencies and integrating mixed-signal macros. Your experience with DDR IP or high-speed interface implementations is a strong asset, and you are eager to contribute to world-class products at the forefront of semiconductor technology. You value teamwork, knowledge sharing, and continuous improvement, recognizing that the best solutions are built together. If you are looking to make an impact at the leading edge of physical design, Synopsys is the place for you.</p>\n<p>What You&#39;ll Be Doing: Implement and integrate state-of-the-art DDR IPs at advanced technology nodes (10nm, 7nm, 6nm, and below). Drive timing closure for high-frequency designs (above ~4GHz), ensuring optimal performance and reliability. Collaborate with local and US-based teams, engaging in daily technical discussions to align on project goals and challenges. Integrate mixed-signal hard macro IPs and address unique integration requirements with innovative solutions. Design and build efficient clock trees, focusing on tight skew balancing and robust clock distribution. Participate in design reviews, debug issues, and contribute to continuous improvement of physical design methodologies. Support the implementation of best practices in floorplanning, placement, routing, and power optimization. Mentor junior engineers and contribute to team knowledge sharing initiatives.</p>\n<p>The Impact You Will Have: Enable delivery of high-performance DDR IPs that power next-generation consumer and enterprise products. Advance Synopsys&#39; leadership in IP implementation at cutting-edge technology nodes. Champion best-in-class timing closure and integration practices, raising the bar for design excellence. Facilitate seamless cross-site collaboration, ensuring global project success. Drive innovation in clock tree synthesis and mixed-signal integration, contributing to differentiated product offerings. Accelerate time-to-market for customers by delivering robust, silicon-proven IP solutions.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_6dcab51d-0cd","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hyderabad/asic-physical-design-sr-engineer/44408/93904809648","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$120,000 - $180,000 per year","x-skills-required":["Physical Design","VLSI","DDR IP","High-Speed Interface","Clock Tree Synthesis","Mixed-Signal Integration"],"x-skills-preferred":["Scripting Languages (Tcl, Perl, Python)","Automation and Workflow Optimization"],"datePosted":"2026-04-24T14:11:58.153Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hyderabad"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Physical Design, VLSI, DDR IP, High-Speed Interface, Clock Tree Synthesis, Mixed-Signal Integration, Scripting Languages (Tcl, Perl, Python), Automation and Workflow Optimization","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":120000,"maxValue":180000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_72c3c40b-d5f"},"title":"Senior Staff Analog Design Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You are an accomplished analog design engineer with a passion for driving innovation in high-speed memory interface technologies. With 8-15 years of experience, you have mastered the fundamentals of analog design and device physics, and you thrive in environments that challenge you to push the boundaries of what is possible. Your expertise in high-speed IO designs, especially in advanced process technologies like CMOS, FinFET, and GAA, positions you as a technical leader. You are motivated by the opportunity to lead and mentor teams, guiding them to deliver best-in-class products that set industry benchmarks for performance and reliability.</p>\n<p>You possess a deep understanding of JEDEC requirements and standards for memory interfaces, making you a trusted authority in the development of DDR, HBM, and UCIe PHY IPs. Your knowledge of ESD and reliability concepts ensures robust designs, while your familiarity with signal and power integrity further strengthens your technical arsenal. Communication is your forte; you articulate complex ideas clearly and collaborate effectively across global, cross-functional teams. You are as comfortable in technical discussions as you are in strategic planning, always advocating for quality and innovation.</p>\n<p>You value inclusivity and thrive in a diverse, collaborative workspace. You are driven by curiosity, always seeking new solutions and technologies, and you approach challenges with resilience and adaptability. Your leadership inspires others to reach their full potential, and you are committed to continuous learning and professional growth.</p>\n<p>You will lead the design and development of next-generation high-speed memory interface PHY IPs, including DDR, HBM, and UCIe. You will drive innovation in high-speed IO circuit designs for memory interfaces using advanced process technologies (CMOS, FinFET, GAA). You will collaborate with global cross-functional teams to deliver integrated solutions. You will apply analog design fundamentals and device physics expertise to optimize performance, power, and area of memory interface circuits. You will ensure compliance with JEDEC standards and requirements, contributing to industry-leading reliability and robustness.</p>\n<p>You will mentor and guide design teams to achieve quality milestones, fostering a culture of technical excellence and continuous improvement. You will participate in design reviews, providing technical leadership and constructive feedback to peers and junior engineers. You will support product integration and validation, troubleshooting issues, and optimizing designs for manufacturability and scalability.</p>\n<p>You will accelerate the development of cutting-edge memory interface solutions, advancing Synopsys&#39; leadership in semiconductor IP. You will enable customers to build faster, more reliable, and energy-efficient silicon chips for applications ranging from AI to data centers. You will shape industry standards by ensuring compliance and contributing to the evolution of JEDEC and related protocols. You will drive technical innovation, introducing new architectures and methodologies that transform high-speed IO design.</p>\n<p>You will mentor and elevate the capabilities of the engineering team, fostering a collaborative and high-performance culture. You will deliver robust products with exceptional signal and power integrity, setting benchmarks for quality and reliability. You will strengthen Synopsys&#39; reputation as the go-to provider for advanced memory interface IPs. You will contribute to the global engineering community through technical presentations, publications, and cross-team knowledge sharing.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_72c3c40b-d5f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/senior-staff-analog-design-enginee/44408/93979726544","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"Competitive salaries","x-skills-required":["analog design","device physics","high-speed IO designs","advanced process technologies","JEDEC requirements","ESD and reliability concepts","signal and power integrity"],"x-skills-preferred":["leadership","mentoring","communication","collaboration","curiosity","resilience","adaptability"],"datePosted":"2026-04-24T14:11:45.126Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog design, device physics, high-speed IO designs, advanced process technologies, JEDEC requirements, ESD and reliability concepts, signal and power integrity, leadership, mentoring, communication, collaboration, curiosity, resilience, adaptability"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6c3773cd-28f"},"title":"Lead RTL Verification Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You are an accomplished engineer with a passion for digital design and verification, eager to make a lasting impact in advanced semiconductor technology. With over a decade of hands-on experience, you bring technical mastery and strategic vision to every project. You thrive in dynamic environments, seamlessly balancing architectural planning with hands-on execution. Your expertise spans RTL development, mixed-signal IPs, and advanced verification methodologies, making you a go-to authority for complex challenges.</p>\n<p>As a Lead RTL Verification Engineer, you will be responsible for architecting and implementing SystemVerilog/UVM-based testbenches and verification flows for mixed signal IPs such as UCIe/DDR/Die-to-Die interfaces. You will develop, execute, and drive closure for comprehensive verification plans and coverage metrics. You will also debug RTL issues, manage regressions, and lead root cause analysis for failures.</p>\n<p>Guiding and mentoring junior engineers, establishing verification standards and best practices, collaborating with design, software, and validation teams to ensure seamless project delivery and integration, evaluating and championing new verification tools, automation scripts, and methodologies to drive innovation.</p>\n<p>Elevate the quality and reliability of Synopsys&#39; mixed signal IPs, directly impacting the success of global semiconductor partners. Accelerate innovation in chip design and verification, contributing to industry-leading products and solutions. Mentor and empower the next generation of engineers, fostering a culture of excellence and growth. Drive adoption of best-in-class verification standards, enhancing productivity and efficiency across teams. Enable seamless integration of complex IPs by bridging design, software, and validation disciplines. Champion advanced verification technologies, positioning Synopsys as a leader in digital design automation.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_6c3773cd-28f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/lead-rtl-verification-engineer/44408/93635748416","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL design and verification","SystemVerilog/UVM","mixed-signal IPs","advanced verification methodologies","EDA tools","regression management","automation scripting","standard protocol verification","CAD environments"],"x-skills-preferred":["AI/ML technologies","gate-level netlist creation","advanced verification techniques"],"datePosted":"2026-04-24T14:11:29.188Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design and verification, SystemVerilog/UVM, mixed-signal IPs, advanced verification methodologies, EDA tools, regression management, automation scripting, standard protocol verification, CAD environments, AI/ML technologies, gate-level netlist creation, advanced verification techniques"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0044a10e-f1f"},"title":"DDRPHY/LPDDRR/HBM IP Design Engineer","description":"<p>Join an experienced testchip team developing in leading-edge technology. The group is designing DDRPHY/LPDDRR/HBM test chip and also includes HBM design/verification. You will join in the full silicon development flow including RTL design/verification/Synthesis/DFT/LAB bring-up etc.</p>\n<p>Key qualifications include a history of excellent problem-solving skills, clear communication both written and oral, high-speed design and timing closure, designing RTL with SystemVerilog and Verilog, capable of automating repetitive tasks using a variety of scripting languages, 1+ years of experience in RTL design or verification, including interfacing with Mixed Signal Designs, interfacing with Analog and Mixed Signal designs, writing clear specification documents, experience of entire ASIC and IP development flow, aware of DFT/DFM flows, experience of debugging complex hardware issues.</p>\n<p>Preferred experience includes interfacing with Mixed Signal Designs, capable of modeling Analog and Mixed Signal Circuits, capable of setting up and debugging physically aware synthesis, DDR and HBM DRAM technologies.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0044a10e-f1f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/wuhan/ddrphy-lpddrr-hbm-ip-design-engineer/44408/93904809712","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL design","SystemVerilog","Verilog","scripting languages","Mixed Signal Designs","Analog and Mixed Signal designs","DFT/DFM flows","debugging complex hardware issues"],"x-skills-preferred":["modeling Analog and Mixed Signal Circuits","physically aware synthesis","DDR and HBM DRAM technologies"],"datePosted":"2026-04-24T14:11:14.757Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Wuhan"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design, SystemVerilog, Verilog, scripting languages, Mixed Signal Designs, Analog and Mixed Signal designs, DFT/DFM flows, debugging complex hardware issues, modeling Analog and Mixed Signal Circuits, physically aware synthesis, DDR and HBM DRAM technologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cf8dd679-c4f"},"title":"ASIC Digital Verification, Principal Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>We are seeking a senior verification leader to drive the strategy, execution, and quality of next-generation PCIe PHY IP verification. As a Principal Engineer, you will define and drive the verification strategy and functional quality for next-generation PCIe PHY IPs.</p>\n<p>Key Responsibilities:</p>\n<ul>\n<li>Define and drive the verification strategy and functional quality for next-generation PCIe PHY IPs.</li>\n<li>Develop comprehensive verification plans for complex mixed-signal digital designs with primary emphasis on PCIe PHY functionality and protocol compliance.</li>\n<li>Architect, develop, and execute advanced testbench environments for block-level and subsystem-level verification.</li>\n<li>Verify key PCIe PHY features such as LTSSM behavior, PIPE interface interactions, link initialization and training, power management, equalization flows, error handling, and compliance-related scenarios.</li>\n<li>Work closely with design, analog, firmware, architecture, and validation teams to ensure robust coverage of cross-functional use cases.</li>\n<li>Use advanced verification methodologies, including constrained-random, assertion-based verification, coverage-driven verification, and debug automation, to achieve high-quality results.</li>\n<li>Analyze failures, root-cause complex issues, and drive resolution across design and verification domains.</li>\n<li>Mentor and guide other engineers, promote verification best practices, and help build a culture of technical excellence and continuous improvement.</li>\n</ul>\n<p>Impact:</p>\n<ul>\n<li>Elevate the quality and reliability of PCIe PHY IP solutions, ensuring industry-leading performance and compliance.</li>\n<li>Accelerate time-to-market for customers by enabling robust verification coverage and efficient execution.</li>\n<li>Drive innovation in verification methodologies and environments, setting new standards for mixed-signal IP verification.</li>\n<li>Strengthen cross-team collaboration, integrating expertise from design, analog, firmware, and architecture groups.</li>\n<li>Mentor and empower peers, building a highly skilled and motivated verification team.</li>\n<li>Enhance customer satisfaction and trust by delivering high-quality IP products that meet demanding requirements.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Extensive experience in mixed-signal ASIC/IP verification.</li>\n<li>Strong expertise in PCIe and PCIe PHY verification.</li>\n<li>Solid understanding of high-speed SerDes/PHY architecture and digital control verification in mixed-signal environments.</li>\n<li>Hands-on experience with modern verification methodologies such as SystemVerilog, UVM, assertions, and coverage-driven verification.</li>\n<li>Experience developing verification plans, building reusable verification environments, and closing coverage for complex IP products.</li>\n<li>Strong debugging and problem-solving skills, with the ability to work independently and drive issues to closure.</li>\n<li>Excellent communication and collaboration skills for working across global, cross-functional teams.</li>\n<li>Proven ability to mentor engineers and lead technical verification activities.</li>\n</ul>\n<p>Team:</p>\n<p>You&#39;ll join a world-class group of engineers dedicated to advancing high-speed silicon IP solutions. Our team specializes in PCIe PHY technology, collaborating across design, analog, firmware, architecture, and validation disciplines to deliver IP products that set industry benchmarks for performance, power efficiency, and reliability.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cf8dd679-c4f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/asic-digital-verification-principal-engineer/44408/93705350192","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["mixed-signal ASIC/IP verification","PCIe and PCIe PHY verification","high-speed SerDes/PHY architecture","digital control verification","SystemVerilog","UVM","assertions","coverage-driven verification"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:11:12.653Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"mixed-signal ASIC/IP verification, PCIe and PCIe PHY verification, high-speed SerDes/PHY architecture, digital control verification, SystemVerilog, UVM, assertions, coverage-driven verification"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_89a82cda-38e"},"title":"ASIC Physical Design, Sr Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>We are seeking a highly motivated individual with a passion for physical design and implementation of complex Mixed Signal IPs and test chips. With a strong background in physical design, you thrive on solving intricate problems and enjoy collaborating with cross-functional teams. You have a deep understanding of the full design cycle from RTL to GDSII and are adept at using Synopsys tools and methodologies. Your excellent communication skills and problem-solving mindset enable you to convey complex ideas to various stakeholders, deliver robust solutions and mentor others, making you a key contributor to innovative projects.</p>\n<p>As a Sr Staff Engineer, you will lead the physical implementation of high-speed interface IPs from RTL to GDS, ensuring timing and physical sign-off. You will collaborate with cross-functional teams to integrate and verify IP designs to achieve project goals. You will also provide technical guidance and mentorship, continuously improving design methodologies and processes to enhance efficiency and quality.</p>\n<p>The impact you will have is driving the development of high-performance physical IP that powers next-generation technologies, ensuring the reliability and efficiency of physical design solutions in our products, contributing to the success of Synopsys&#39; strategic goals through innovative design solutions, sharing technical expertise to elevate team capabilities, fostering a culture of continuous improvement and excellence within the engineering team, and supporting the adoption and usability of our products by providing top-tier engineering expertise.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_89a82cda-38e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/asic-physical-design-sr-staff-engineer-in-hcmc-or-da-nang/44408/94030515824","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Physical Design","Mixed Signal IPs","Test Chips","RTL to GDSII","Synopsys Tools and Methodologies"],"x-skills-preferred":["Chip Architecture","Circuit Design","Verification","Problem-Solving","Communication"],"datePosted":"2026-04-24T14:11:10.554Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Physical Design, Mixed Signal IPs, Test Chips, RTL to GDSII, Synopsys Tools and Methodologies, Chip Architecture, Circuit Design, Verification, Problem-Solving, Communication"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8afc493e-2dd"},"title":"Project Engineering Manager","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 700 open roles</p>\n<p><strong>Innovation Starts Here</strong></p>\n<p>Find Jobs For</p>\n<p>Where?When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.</p>\n<p><strong>Project Engineering Manager - 16715 (Canada)</strong></p>\n<p>Canada Off-siteSave</p>\n<p><strong>Remote Eligible</strong> Yes<strong>Hire Type</strong> Employee<strong>Job ID</strong> 16715<strong>Date posted</strong> 04/09/2026</p>\n<p><strong>This position is Remote (Canada).</strong></p>\n<p><strong><strong>We Are:</strong></strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p><strong><strong>You Are:</strong></strong></p>\n<p>You are a highly experienced engineering professional with a passion for driving innovation and delivering results. You thrive in fast-paced environments where you can leverage your technical expertise and leadership skills to manage complex projects from inception to completion. With over a decade of experience in semiconductor design, you possess deep knowledge of SOC, ASIC, and Silicon IP development. You are adept at communicating with diverse stakeholders, including engineers, managers, and customers, ensuring expectations are managed and projects stay on track. Your strategic mindset enables you to make informed decisions quickly, balancing technical requirements and project timelines.</p>\n<p>As a natural leader, you motivate cross-functional teams to achieve ambitious goals, fostering collaboration and celebrating both individual and group successes. Your empathetic approach ensures you understand the needs of your team and stakeholders, creating an inclusive and positive work environment. You are skilled at negotiation and conflict resolution, maintaining harmony even when opinions differ. Your adaptability allows you to ramp up quickly on new tools and processes, and you remain calm and focused under pressure. You value diversity and inclusivity, recognizing the strengths that each team member brings. If you are ready to shape the future of technology and empower global innovation, Synopsys is the place for you.</p>\n<p><strong><strong>What You’ll Be Doing:</strong></strong></p>\n<ul>\n<li>Leading cross-functional teams to deliver Silicon IP projects globally, from initial planning through successful completion.</li>\n</ul>\n<ul>\n<li>Representing the product line internally and externally, acting as the primary point of contact for stakeholders and customers.</li>\n</ul>\n<ul>\n<li>Reporting on project status to key customers and collaborating with R&amp;D teams to plan new developments and enhancements.</li>\n</ul>\n<ul>\n<li>Facilitating the definition of project scope, goals, and deliverables, aligning them with business objectives.</li>\n</ul>\n<ul>\n<li>Developing and managing comprehensive project plans, scheduling timelines, and tracking milestones using industry-standard tools.</li>\n</ul>\n<ul>\n<li>Analyzing project performance and ensuring quality assurance, customer satisfaction, and adherence to budgetary constraints.</li>\n</ul>\n<ul>\n<li>Empowering team members, resolving conflicts, and fostering a collaborative environment to achieve project goals.</li>\n</ul>\n<ul>\n<li>Providing regular updates to management and stakeholders, ensuring transparency and alignment throughout the project lifecycle.</li>\n</ul>\n<p><strong><strong>The Impact You Will Have:</strong></strong></p>\n<ul>\n<li>Delivering high-value Silicon IP solutions that enable next-generation technologies, such as AI, IoT, and autonomous vehicles.</li>\n</ul>\n<ul>\n<li>Strengthening Synopsys’ reputation as a leader in chip design and semiconductor innovation.</li>\n</ul>\n<ul>\n<li>Driving operational excellence and efficiency across global projects, ensuring timely and successful delivery.</li>\n</ul>\n<ul>\n<li>Enhancing customer satisfaction through proactive communication and quality assurance.</li>\n</ul>\n<ul>\n<li>Influencing the development of new product features and improvements based on customer feedback and market trends.</li>\n</ul>\n<ul>\n<li>Building strong relationships with internal teams and external partners, fostering a culture of collaboration and innovation.</li>\n</ul>\n<ul>\n<li>Mentoring and empowering team members, contributing to their professional growth and the overall success of the organization.</li>\n</ul>\n<p><strong><strong>What You’ll Need:</strong></strong></p>\n<ul>\n<li>Degree in Engineering or Applied Science (or equivalent) with 8+ years of relevant experience in semiconductor or related fields.</li>\n</ul>\n<ul>\n<li>Proven experience managing customer expectations and communications.</li>\n</ul>\n<ul>\n<li>Background in Mixed-Signal IP, SOC, ASIC, or semiconductor development environments.</li>\n</ul>\n<ul>\n<li>Strong knowledge of project management principles, tools, and methodologies.</li>\n</ul>\n<ul>\n<li>Experience with quality management system processes and procedures.</li>\n</ul>\n<ul>\n<li>Ability to navigate and utilize tools in a Linux environment.</li>\n</ul>\n<p><strong><strong>Who You Are:</strong></strong></p>\n<ul>\n<li>Exceptional communicator, able to connect with individuals at all levels and across functions.</li>\n</ul>\n<ul>\n<li>Inspirational leader, motivating teams to achieve their best and drive positive outcomes.</li>\n</ul>\n<ul>\n<li>Decisive and strategic thinker, quickly assessing situations and guiding teams toward optimal solutions.</li>\n</ul>\n<ul>\n<li>Empathetic and inclusive, understanding and valuing diverse perspectives and needs.</li>\n</ul>\n<ul>\n<li>Calm under pressure, maintaining focus and composure in challenging situations.</li>\n</ul>\n<ul>\n<li>Effective negotiator and conflict resolver, maintaining team harmony.</li>\n</ul>\n<ul>\n<li>Quick to learn new tools and processes, adapting rapidly in a dynamic environment.</li>\n</ul>\n<p><strong><strong>The Team You’ll Be A Part Of:</strong></strong></p>\n<p>You will join a vibrant, collaborative engineering team focused on delivering innovative Silicon IP solutions for global customers. Our team thrives on tackling complex challenges, leveraging diverse skills and backgrounds to drive technological advancement. We value open communication, mutual support, and continuous learning, ensuring every member is empowered to contribute and grow. Together, we are shaping the future of smart technology.</p>\n<p><strong><strong>Rewards and Benefits:</strong></strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_8afc493e-2dd","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/nepean/project-engineering-manager-16715-canada/44408/93816739472","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Mixed-Signal IP","SOC","ASIC","semiconductor development","project management","quality management system processes","Linux environment"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:11:06.939Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Canada"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Mixed-Signal IP, SOC, ASIC, semiconductor development, project management, quality management system processes, Linux environment"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_3b8c5e13-f11"},"title":"Senior Engineer – Memory Interface Circuits","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You are a passionate engineer with a strong foundation in analog and mixed-signal circuit design, eager to make a tangible impact in the world of semiconductor innovation. You thrive in collaborative environments, working alongside diverse teams to solve complex technical challenges. With 1–3 years of experience and a solid academic background in Electronics or Electrical Engineering, you bring a keen understanding of CMOS processes and are adept at navigating deep submicron technologies. Your curiosity drives you to stay current with industry standards, including JEDEC requirements for DDR interfaces, and you are enthusiastic about mastering new methodologies and tools. You value quality and efficiency, consistently delivering robust designs that meet rigorous specifications. Your communication skills enable you to articulate technical concepts clearly and foster productive relationships within cross-functional teams. You are detail-oriented, self-motivated, and embrace opportunities to learn and grow. Whether tackling circuit design tasks or collaborating with system engineers, you demonstrate adaptability, integrity, and a commitment to excellence. Your proactive approach, analytical mindset, and willingness to take initiative make you an invaluable contributor to the team. If you are excited about working on cutting-edge memory interface solutions and contributing to the next generation of high-performance chips, Synopsys is the place for you.</p>\n<p>Designing DDR/HBM Memory Interface I/O circuits, including GPIO and Special IOs, ensuring optimal performance and reliability. Collaborating with DDR/HBM PHY teams, package engineers, and system engineers to meet stringent design specifications and project goals. Executing circuit design tasks with a focus on quality, efficiency, and adherence to industry standards. Developing and refining analog/mixed signal circuitry, leveraging advanced CMOS technologies and layout methodologies. Contributing to the ASIC design flow, from concept to implementation, including verification and documentation. Communicating effectively with internal development teams, providing technical insights and feedback throughout the design process. Participating in design reviews, troubleshooting, and optimization activities to ensure robust and scalable solutions.</p>\n<p>Accelerate the development of high-performance memory interfaces, integral to next-generation computing platforms. Enhance product quality and reliability by applying best practices in analog circuit design and layout. Drive innovation in deep submicron CMOS technologies, enabling advanced chip functionalities. Contribute to Synopsys’ leadership in DDR/HBM IP solutions, helping customers achieve breakthrough results. Foster a culture of collaboration and technical excellence across multidisciplinary teams. Support the delivery of robust, standards-compliant IP that powers industry-leading silicon solutions. Enable seamless integration and performance optimization for customers worldwide.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_3b8c5e13-f11","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/senior-engineer-memory-interface-circuits/44408/93979726512","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$100,000 - $150,000 per year","x-skills-required":["CMOS process","Deep submicron technologies","JEDEC requirements for DDR interfaces","Analog and mixed-signal circuit design","Circuit design tasks","ASIC design flow","Verification and documentation"],"x-skills-preferred":["DDR/HBM Memory Interface I/O circuits","GPIO and Special IOs","Package engineers","System engineers","Collaboration and technical excellence"],"datePosted":"2026-04-24T14:10:28.691Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS process, Deep submicron technologies, JEDEC requirements for DDR interfaces, Analog and mixed-signal circuit design, Circuit design tasks, ASIC design flow, Verification and documentation, DDR/HBM Memory Interface I/O circuits, GPIO and Special IOs, Package engineers, System engineers, Collaboration and technical excellence","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":100000,"maxValue":150000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cf90478e-3b9"},"title":"Head of SEO & Organic Growth","description":"<p>We have a discovery problem. When someone searches for a smarter way to manage their money, we&#39;re not always the default answer. Your job is to change that permanently.</p>\n<p>By building a self-improving organic growth engine centered on bunq.com and tricount.com that turns search (Google and AI) into our most powerful acquisition channel.</p>\n<p>This is not a traditional SEO role. There is no playbook. You&#39;re building the system itself.</p>\n<p>As our Head of SEO &amp; Organic Growth, you are the architect of our website growth. You will:</p>\n<ul>\n<li>Build a closed-loop growth engine that connects technical SEO, AI-driven content, paid signals, and conversion into one unified system , every user interaction feeds back in and makes it smarter.</li>\n</ul>\n<ul>\n<li>Own a multi-horizon strategy: fix the foundations in 30 days, build scalable systems (PSEO, AI content pipelines, localisation engine) in 90 days, and dominate non-brand and AI search in 12 months.</li>\n</ul>\n<ul>\n<li>Replace manual work with AI agents and automation , your leverage is architecture, not effort. You 10x output by building better systems, not by working more hours.</li>\n</ul>\n<ul>\n<li>Own the experimentation loop that connects every landing experience to conversion, feeding continuous improvement back into the engine.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>You&#39;ve built organic growth systems from scratch , not just managed them. You know what a compounding flywheel looks like in practice.</li>\n</ul>\n<ul>\n<li>You think in systems, not channels. You connect technical SEO, content, paid signals, and conversion into one coherent engine , and you stay focused on the website, not the broader marketing mix.</li>\n</ul>\n<ul>\n<li>You&#39;re technically deep enough to get hands-on with structured data, site architecture, and AI search readiness , and strategic enough to own the multi-year roadmap.</li>\n</ul>\n<ul>\n<li>You use AI to scale your work: PSEO pipelines, agent workflows, and automated content systems are already part of how you operate.</li>\n</ul>\n<ul>\n<li>You reject old playbooks and constantly seek new ways to drive growth, with a deep understanding of how AI is transforming organic discovery.</li>\n</ul>\n<p>Your space to perform</p>\n<p>We give you the space and the tools you need to succeed</p>\n<ul>\n<li>Great, international colleagues who share your mindset</li>\n</ul>\n<ul>\n<li>Hybrid setup: after 3 months in-office, work 2 days remote, 3 days in-office weekly.</li>\n</ul>\n<ul>\n<li>Digital Nomad Program: After your first year, enjoy up to 20 days per year to work while traveling, combining flexibility with strong team collaboration</li>\n</ul>\n<ul>\n<li>We reward tenure with a dedicated travel budget: €1.5k after 2 years and €3k after 4 years to visit another core office.</li>\n</ul>\n<ul>\n<li>We support growth with bunq Academy and €1500 annual learning budget</li>\n</ul>\n<ul>\n<li>Massive discount with Urban Sports Club</li>\n</ul>\n<ul>\n<li>Travel expenses are covered whether you come walking or by bike, bus or car (though we prefer green choices)</li>\n</ul>\n<ul>\n<li>A MacBook so you can Get Shit Done with us</li>\n</ul>\n<ul>\n<li>Delicious lunches from our fabulous in-house chefs with vegan and vegetarian options</li>\n</ul>\n<ul>\n<li>An optional pension plan with monthly contribution from bunq</li>\n</ul>\n<ul>\n<li>Monthly contribution to your phone and internet bills</li>\n</ul>\n<ul>\n<li>Friday drinks and other celebrations - bunq style</li>\n</ul>\n<p>All new hires are subject to Pre-employment Screening (PES), which includes checks conducted by our third-party partner, DISA. This is part of our commitment to a secure and trustworthy workplace.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cf90478e-3b9","directApply":true,"hiringOrganization":{"@type":"Organization","name":"bunq","sameAs":"https://careers.bunq.com","logo":"https://logos.yubhub.co/careers.bunq.com.png"},"x-apply-url":"https://careers.bunq.com/o/head-of-seo-organic-growth","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"Competitive salary and benefits package","x-skills-required":["Technical SEO","AI-driven content","Paid signals","Conversion rate optimization","Structural data","Site architecture","AI search readiness"],"x-skills-preferred":["PSEO pipelines","Agent workflows","Automated content systems","Digital marketing","Data analysis"],"datePosted":"2026-04-24T14:10:26.302Z","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Technical SEO, AI-driven content, Paid signals, Conversion rate optimization, Structural data, Site architecture, AI search readiness, PSEO pipelines, Agent workflows, Automated content systems, Digital marketing, Data analysis"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_54a79ea9-fa8"},"title":"Analog Design, Sr Engineer","description":"<p>We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are: You are a passionate engineer with a strong foundation in analog and mixed-signal circuit design, eager to make a tangible impact in the world of semiconductor innovation. You thrive in collaborative environments, working alongside diverse teams to solve complex technical challenges. With 2+yrs experience and a solid academic background in Electronics or Electrical Engineering, you bring a keen understanding of CMOS processes and are adept at navigating deep submicron technologies.</p>\n<p>What You&#39;ll Be Doing: Designing DDR/HBM Memory Interface I/O circuits, including GPIO and Special IOs, ensuring optimal performance and reliability. Collaborating with DDR/HBM PHY teams, package engineers, and system engineers to meet stringent design specifications and project goals. Executing circuit design tasks with a focus on quality, efficiency, and adherence to industry standards. Developing and refining analog/mixed signal circuitry, leveraging advanced CMOS technologies and layout methodologies. Contributing to the ASIC design flow, from concept to implementation, including verification and documentation. Communicating effectively with internal development teams, providing technical insights and feedback throughout the design process. Participating in design reviews, troubleshooting, and optimization activities to ensure robust and scalable solutions.</p>\n<p>The Impact You Will Have: Accelerate the development of high-performance memory interfaces, integral to next-generation computing platforms. Enhance product quality and reliability by applying best practices in analog circuit design and layout. Drive innovation in deep submicron CMOS technologies, enabling advanced chip functionalities. Contribute to Synopsys&#39; leadership in DDR/HBM IP solutions, helping customers achieve breakthrough results. Foster a culture of collaboration and technical excellence across multidisciplinary teams. Support the delivery of robust, standards-compliant IP that powers industry-leading silicon solutions. Enable seamless integration and performance optimization for customers worldwide.</p>\n<p>What You&#39;ll Need: B.Tech/M.Tech degree in Electronics or Electrical Engineering. 2+ years of hands-on experience in CMOS circuit design, preferably with exposure to deep submicron process technologies. Proficiency in analog/mixed signal design methodologies and layout flows. Familiarity with JEDEC DDR interface requirements, DDR Timing, ODT, and SDRAM functionality is a strong plus. Basic understanding of ESD concepts and ASIC design flow. Demonstrated ability to execute assigned circuit design tasks with high quality and efficiency. Strong written and verbal communication skills for effective team interactions.</p>\n<p>Who You Are: Analytical thinker with strong problem-solving skills. Collaborative and adaptable, thriving in dynamic team settings. Detail-oriented and quality-driven, with a commitment to excellence. Proactive, self-motivated, and eager to learn new technologies. Effective communicator, capable of conveying technical concepts clearly. Resilient and resourceful, able to navigate complex challenges.</p>\n<p>The Team You&#39;ll Be A Part Of: You will join a highly skilled engineering team specializing in DR I/O circuit design for memory interfaces. The team is focused on developing innovative DDR/HBM solutions, collaborating closely with PHY, package, and system engineers. Together, you will drive advancements in chip performance, reliability, and integration, shaping the future of semiconductor technology.</p>\n<p>Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_54a79ea9-fa8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/analog-design-sr-engineer/44408/94030515872","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS circuit design","analog/mixed signal design methodologies","layout flows","JEDEC DDR interface requirements","DDR Timing","ODT","SDRAM functionality","ESD concepts","ASIC design flow"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:10:01.333Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS circuit design, analog/mixed signal design methodologies, layout flows, JEDEC DDR interface requirements, DDR Timing, ODT, SDRAM functionality, ESD concepts, ASIC design flow"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_36105028-fa0"},"title":"Principal AMS Layout Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>As a Principal AMS Layout Engineer, you will be working on high-speed SerDes IP layout and analog/mixed-signal circuits. You will be responsible for defining and managing layout scope, effort, schedules, deliverables, and customer-specific requirements. You will also be acting as the primary technical interface for customers and internal teams, presenting project status, risks, and mitigation plans.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Defining and managing layout scope, effort, schedules, deliverables, and customer-specific requirements</li>\n<li>Accelerating layout development for high-speed SerDes IP to meet quality, schedule, and budget objectives</li>\n<li>Presenting project status, risks, and mitigation plans to customers and internal teams</li>\n<li>Gathering customer requirements and translating them into clear technical specifications and workflow improvements</li>\n<li>Performing hands-on debugging and root-cause analysis of complex layout issues</li>\n<li>Collaborating on layout approaches considering advanced packaging (2.5D/3D, interposers, bump strategy, etc.)</li>\n</ul>\n<p>In this role, you will be part of the High-Speed Mixed-Signal IP Layout Team, which is known for its collaborative culture, modern tool ecosystem, and commitment to innovation.</p>\n<p>The ideal candidate will have in-depth familiarity with high-speed SerDes layout and analog/mixed-signal circuits, as well as experience with multi-Gbps NRZ and PAM4 SerDes. You will also have expertise in high-speed/signal-integrity layout, ESD design constraints, custom digital layout, reliability-driven layout, and parasitic-aware layout.</p>\n<p>As a Principal Engineer, you will be expected to innovate analog/mixed-signal layout methodologies using industry-standard tools and internal automation, and ensure signoff quality across DRC/LVS, EM/IR, reliability, parasitics, and tapeout readiness.</p>\n<p>You will also be responsible for creating and maintaining technical documentation, workflow guides, specifications, and customer-facing deliverables, and ensuring documentation is scalable, maintainable, and supports long-term product evolution.</p>\n<p>The High-Speed Mixed-Signal IP Layout Team is a dynamic and innovative group that works closely with experienced layout engineers, circuit designers, and CAD specialists to define best-in-class methodologies and deliver high-quality solutions to Synopsys customers worldwide.</p>\n<p>If you are ready to make a meaningful impact at a global leader in semiconductor technology, Synopsys is your next destination.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_36105028-fa0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/principal-ams-layout-engineer-16701/44408/93705349824","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["high-speed SerDes layout","analog/mixed-signal circuits","multi-Gbps NRZ and PAM4 SerDes","high-speed/signal-integrity layout","ESD design constraints","custom digital layout","reliability-driven layout","parasitic-aware layout"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:08:56.375Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"high-speed SerDes layout, analog/mixed-signal circuits, multi-Gbps NRZ and PAM4 SerDes, high-speed/signal-integrity layout, ESD design constraints, custom digital layout, reliability-driven layout, parasitic-aware layout"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1ac76225-db9"},"title":"Analog Design, Sr Engineer","description":"<p>We are seeking a highly skilled Analog Design Engineer to join our team in Bengaluru. As a key member of our engineering team, you will be responsible for designing and developing cutting-edge semiconductor solutions. You will work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>Our team is focused on developing innovative DDR/HBM solutions, collaborating closely with PHY, package, and system engineers. Together, you will drive advancements in chip performance, reliability, and integration, shaping the future of semiconductor technology.</p>\n<p>Key Responsibilities:</p>\n<ul>\n<li>Designing DDR/HBM Memory Interface I/O circuits, including GPIO and Special IOs, ensuring optimal performance and reliability.</li>\n<li>Collaborating with DDR/HBM PHY teams, package engineers, and system engineers to meet stringent design specifications and project goals.</li>\n<li>Executing circuit design tasks with a focus on quality, efficiency, and adherence to industry standards.</li>\n<li>Developing and refining analog/mixed signal circuitry, leveraging advanced CMOS technologies and layout methodologies.</li>\n<li>Contributing to the ASIC design flow, from concept to implementation, including verification and documentation.</li>\n<li>Communicating effectively with internal development teams, providing technical insights and feedback throughout the design process.</li>\n<li>Participating in design reviews, troubleshooting, and optimization activities to ensure robust and scalable solutions.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>B.Tech/M.Tech degree in Electronics or Electrical Engineering.</li>\n<li>2+ years of hands-on experience in CMOS circuit design, preferably with exposure to deep submicron process technologies.</li>\n<li>Proficiency in analog/mixed signal design methodologies and layout flows.</li>\n<li>Familiarity with JEDEC DDR interface requirements, DDR Timing, ODT, and SDRAM functionality is a strong plus.</li>\n<li>Basic understanding of ESD concepts and ASIC design flow.</li>\n<li>Demonstrated ability to execute assigned circuit design tasks with high quality and efficiency.</li>\n<li>Strong written and verbal communication skills for effective team interactions.</li>\n</ul>\n<p>Benefits:</p>\n<ul>\n<li>Comprehensive medical and healthcare plans that work for you and your family.</li>\n<li>In addition to company holidays, we have ETO and FTO Programs.</li>\n<li>Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.</li>\n<li>Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.</li>\n<li>Save for your future with our retirement plans that vary by region and country.</li>\n<li>Competitive salaries.</li>\n</ul>\n<p>Experience Level: Senior Employment Type: Full-time Workplace Type: Onsite Category: Engineering Industry: Technology Salary Range: Not stated Salary Min: Not stated Salary Max: Not stated Salary Currency: USD Salary Period: Year Required Skills: CMOS circuit design, analog/mixed signal design methodologies, layout flows, JEDEC DDR interface requirements, DDR Timing, ODT, SDRAM functionality, ESD concepts, ASIC design flow Preferred Skills: Not stated</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_1ac76225-db9","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/analog-design-sr-engineer/44408/94030515888","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS circuit design","analog/mixed signal design methodologies","layout flows","JEDEC DDR interface requirements","DDR Timing","ODT","SDRAM functionality","ESD concepts","ASIC design flow"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:08:38.958Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"engineering","industry":"technology","skills":"CMOS circuit design, analog/mixed signal design methodologies, layout flows, JEDEC DDR interface requirements, DDR Timing, ODT, SDRAM functionality, ESD concepts, ASIC design flow"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_89682944-b4d"},"title":"Analog Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You are a passionate engineer with a strong foundation in analog and mixed-signal circuit design, eager to make a meaningful impact through your expertise. With a BTech or MTech and substantial hands-on experience (BTech+5 years / MTech+3 years), you have mastered the nuances of CMOS processes and deep submicron technologies. You enjoy solving complex challenges in DDR I/O circuit design and thrive in collaborative environments where your technical insights drive innovation.</p>\n<p>Designing and developing DDR I/O circuits, ensuring robust performance and compliance with industry standards. Collaborating with cross-functional teams on analog and mixed-signal circuit architecture and implementation. Performing circuit simulations, layout reviews, and post-layout analysis to optimize designs for performance and reliability. Integrating ESD protection and addressing deep submicron process challenges in circuit development. Contributing to ASIC design flows and participating in design reviews to ensure quality and manufacturability. Documenting design methodologies, results, and communicating effectively with internal development teams. Interfacing with verification and validation teams to support the testing and debugging of DDR I/O circuits.</p>\n<p>Deliver innovative DDR I/O circuit designs that enable high-speed, reliable data transfer in advanced silicon products. Enhance product quality and efficiency through rigorous design practices and attention to detail. Drive the adoption of best practices in CMOS and mixed-signal design across teams. Support Synopsys&#39; leadership in chip design by contributing to differentiated IP solutions. Facilitate faster time-to-market for cutting-edge semiconductor products by ensuring robust design and integration. Mentor and collaborate with junior engineers, fostering a culture of excellence and continuous improvement. Strengthen Synopsys&#39; reputation for technical innovation and reliability in the semiconductor industry.</p>\n<p>BTech+5 years or MTech+3 years in Electrical/Electronics Engineering or related discipline. Expertise in CMOS circuit design and layout methodology, with experience in deep submicron process technologies. Understanding of analog/mixed signal circuitry and basic ESD concepts. Familiarity with ASIC design flow and JEDEC DDR interface standards, including DDR Timing, ODT, and SDRAM functionality. Strong skills in executing assigned circuit design tasks efficiently and to the highest quality standards. Proficiency in circuit simulation tools and layout review processes.</p>\n<p>Detail-oriented, methodical, and committed to delivering high-quality results. Collaborative and effective in cross-team communication. Adaptable and able to manage multiple priorities in a fast-paced environment. Curious and eager to learn about new technologies and industry trends. Proactive problem-solver with strong analytical skills. Clear communicator, both verbally and in writing.</p>\n<p>You will join a dynamic team of analog and mixed-signal engineers focused on developing industry-leading DDR I/O solutions. The team fosters an inclusive culture, values diverse perspectives, and collaborates closely with digital, verification, and layout experts to deliver world-class products. Together, you&#39;ll push the boundaries of semiconductor innovation, leveraging collective expertise to solve complex challenges and achieve technical excellence.</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_89682944-b4d","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/analog-design-staff-engineer/44408/93979726528","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS circuit design","deep submicron process technologies","analog/mixed signal circuitry","ASIC design flow","JEDEC DDR interface standards","circuit simulation tools","layout review processes"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:08:19.634Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS circuit design, deep submicron process technologies, analog/mixed signal circuitry, ASIC design flow, JEDEC DDR interface standards, circuit simulation tools, layout review processes"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_f3d210fb-73f"},"title":"Knowledge & Enablement Specialist","description":"<p>We&#39;re looking for a versatile, high-craft Knowledge &amp; Enablement Specialist to help build and maintain the content and learning experiences that support customer adoption at Synthesia.</p>\n<p>This is a hands-on role at the intersection of content development, knowledge management, product education, and enablement operations. You&#39;ll create, publish, and improve content in our Academy, making sure customers and internal teams can find the right answer, learn the right workflow, and move forward with confidence.</p>\n<p><strong>Key Responsibilities:</strong></p>\n<ul>\n<li>Own Academy publishing and learner flow</li>\n<li>Create, publish, and maintain customer-facing Academy content, modules, paths, and supporting learning experiences</li>\n<li>Ensure Academy content is structured clearly, tagged correctly, QA&#39;d thoroughly, and published with a consistently high quality bar</li>\n<li>Improve learner flow and findability through better naming, placement, sequencing, navigation, and cross-linking within the Academy</li>\n</ul>\n<ul>\n<li>Build high-quality learning content</li>\n<li>Translate product workflows, feature changes, and customer use cases into clear, accurate, engaging Academy content</li>\n<li>Create learning assets across formats, including written guidance, modules, video, demos, and supporting multimedia</li>\n<li>Tailor content to different audiences and use cases while keeping the experience clear, practical, and easy to apply</li>\n</ul>\n<ul>\n<li>Make the Academy the front door to learning</li>\n<li>Ensure Academy pathways surface the right supporting resources from across the wider enablement ecosystem</li>\n<li>Use thoughtful cross-linking and content design to connect learners to the most relevant knowledge base, in-app, or other supporting resources when needed, without making the Academy feel fragmented or duplicative</li>\n</ul>\n<ul>\n<li>Maintain content quality and hygiene</li>\n<li>Run strong QA before publish, including metadata, links, learner flow, structure, and accuracy checks</li>\n<li>Keep Academy content current through refreshes, version control, update logs, and proactive identification of stale or conflicting material</li>\n</ul>\n<ul>\n<li>Iterate based on feedback and signals</li>\n<li>Track learner feedback and basic performance signals to identify where Academy content or structure can improve</li>\n<li>Ship small, evidence-led improvements and document what changed and why</li>\n</ul>\n<ul>\n<li>Partner across teams</li>\n<li>Work closely with Product, Customer Success, Support, Revenue Enablement, SMEs, and other cross-functional partners to keep content aligned with the product and with real user needs</li>\n</ul>\n<ul>\n<li>Use AI and product fluency as a force multiplier</li>\n<li>Become a true Synthesia power user who can build, test, demo, and explain core workflows with confidence</li>\n<li>Use AI tools thoughtfully to accelerate drafting, structuring, and iteration while maintaining a high quality bar and verifying outputs carefully</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Experience creating customer-facing learning, enablement, or product education content</li>\n<li>Experience publishing and maintaining content in an LMS or Academy environment</li>\n<li>Strong writing and information design skills, with the ability to simplify complex workflows clearly</li>\n<li>Strong QA habits and attention to detail across links, metadata, structure, and learner flow</li>\n<li>Experience working cross-functionally with Product, Support, Customer Success, and SMEs</li>\n<li>A data-informed approach to iteration, using feedback and simple signals to improve what you ship</li>\n</ul>\n<p><strong>Nice-to-Haves:</strong></p>\n<ul>\n<li>Experience in B2B SaaS, customer education, or scaled self-serve enablement</li>\n<li>Experience working across Academy, help center, and in-app education surfaces</li>\n<li>Familiarity with taxonomy, content audits, or information architecture</li>\n<li>Experience using Synthesia or other AI-powered content creation tools</li>\n<li>Experience supporting webinars, live sessions, or virtual facilitation</li>\n<li>Additional proficient language skills are a plus in French/German/Spanish</li>\n</ul>\n<p><strong>Why Join Synthesia:</strong></p>\n<ul>\n<li>Help customers go beyond quick answers</li>\n<li>Build with craft, autonomy, and influence</li>\n<li>Raise the bar on quality</li>\n<li>Join a team building for the future of work</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_f3d210fb-73f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synthesia","sameAs":"https://synthesia.ai/","logo":"https://logos.yubhub.co/synthesia.ai.png"},"x-apply-url":"https://jobs.ashbyhq.com/synthesia/b13d30f4-45ea-4adf-9918-831551c27ed7","x-work-arrangement":"remote","x-experience-level":"mid","x-job-type":"Full time","x-salary-range":null,"x-skills-required":["content creation","knowledge management","product education","enablement operations","customer-facing learning","learning management system","LMS","Academy","product workflows","feature changes","customer use cases","written guidance","modules","video","demos","multimedia","cross-linking","content design","knowledge base","in-app","update logs","stale or conflicting material","learner feedback","performance signals","AI tools","product fluency","workflow automation","data analysis","iteration","cross-functional collaboration","product development","customer success","support","revenue enablement","SMEs"],"x-skills-preferred":["B2B SaaS","customer education","scaled self-serve enablement","taxonomy","content audits","information architecture","Synthesia","AI-powered content creation","webinars","live sessions","virtual facilitation","French","German","Spanish"],"datePosted":"2026-04-24T13:18:06.327Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"UK Remote; Berlin; London; Paris"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"content creation, knowledge management, product education, enablement operations, customer-facing learning, learning management system, LMS, Academy, product workflows, feature changes, customer use cases, written guidance, modules, video, demos, multimedia, cross-linking, content design, knowledge base, in-app, update logs, stale or conflicting material, learner feedback, performance signals, AI tools, product fluency, workflow automation, data analysis, iteration, cross-functional collaboration, product development, customer success, support, revenue enablement, SMEs, B2B SaaS, customer education, scaled self-serve enablement, taxonomy, content audits, information architecture, Synthesia, AI-powered content creation, webinars, live sessions, virtual facilitation, French, German, Spanish"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cbd132ed-206"},"title":"Technical Audio Artist","description":"<p>Electronic Arts creates next-level entertainment experiences that inspire players and fans around the world. Here, everyone is part of the story. Part of a community that connects across the globe. A place where creativity thrives, new perspectives are invited, and ideas matter. A team where everyone makes play happen.</p>\n<p>Battlefield is a storied franchise renowned for uncompromising combat gameplay and all-out warfare, for over two decades. 100 million players and 5 billion hours played later, Battlefield Studios is defining the future of the first-person shooter with the biggest launch in franchise history with Battlefield 6, and a new era beginning with Battlefield REDSEC.</p>\n<p>As a Technical Audio Artist, you will help contribute to our game&#39;s overall sound quality, performance and stability for Battlefield. You will work within our sound team to develop designs and systems for in-game features such as Scripted Events, Vehicles, Weapons, Game Modes, UI, VO and Music. Reporting to the Technical Audio Director.</p>\n<p>You excel at bridging the gap between creative and technical implementation challenges. They are always keen to deepen their understanding of systems and workflows. Additionally, they are excellent at communicating complex topics equally with both creative and technically minded audiences.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Create, optimize, and maintain systems for SFX, VO and music implementation using our proprietary Frostbite engine and supporting tools.</li>\n<li>Follow audio direction and understand how each piece fits into and supports a readable, consistent and high-quality soundscape.</li>\n<li>Assist teammates and demonstrate an understanding of our audio pipeline and how audio integrates with game features across the project.</li>\n<li>Work with several departments, pods and strike teams to help achieve excellent pairing of audio and audio systems with their creations.</li>\n<li>Author and maintain efficient workflow and validation tooling.</li>\n<li>Work with engineers to ensure audio systems and tools are performant.</li>\n<li>Work with QA to plan and support audio tests.</li>\n<li>Provide clear documentation for colleagues.</li>\n<li>Participate in scope assessment, priorities and planning.</li>\n<li>Participate in building a stronger audio community across multiple studios within EA.</li>\n</ul>\n<p>We’re looking for someone with passion to collaborate and solve complex creative and technical challenges in the pursuit of creating an engaging sonic experience for our players. You should have shipped audio software, tools, AA-AAA games. Additionally, you should have skills in advanced sound design, signal flow and mixing principles in games, game engines and audio middleware, visual scripting, MaxMSP/PureData-like scripting, accomplished C#, Python, and Lua, and developing C++.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cbd132ed-206","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Electronic Arts","sameAs":"https://jobs.ea.com","logo":"https://logos.yubhub.co/jobs.ea.com.png"},"x-apply-url":"https://jobs.ea.com/en_US/careers/JobDetail/Technical-Audio-Artist/213643","x-work-arrangement":"hybrid","x-experience-level":null,"x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Advanced sound design","Signal flow and mixing principles in games","Game engines and audio middleware","Visual scripting","MaxMSP/PureData-like scripting","C#","Python","Lua","C++"],"x-skills-preferred":[],"datePosted":"2026-04-24T13:17:47.840Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Montreal"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Advanced sound design, Signal flow and mixing principles in games, Game engines and audio middleware, Visual scripting, MaxMSP/PureData-like scripting, C#, Python, Lua, C++"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_dab590e1-b2e"},"title":"Creator and Community Systems Lead","description":"<p>Electronic Arts creates next-level entertainment experiences that inspire players and fans around the world. Here, everyone is part of the story. Part of a community that connects across the globe. A place where creativity thrives, new perspectives are invited, and ideas matter. A team where everyone makes play happen.</p>\n<p>Title: Creator and Community Systems Lead</p>\n<p>Location: Singapore (hybrid)</p>\n<p>At EA, we believe games are powerful because they bring together multiple ways people engage: play, watch, create, and connect. And increasingly, the biggest entertainment platforms aren’t just places to consume content , they’re places where communities build.</p>\n<p>Creator-made content is already a proven part of EA’s history , from community creation tools in Battlefield to The Gallery in The Sims 4. We believe new creative technologies and tools will expand how players engage with and contribute to our experiences, supported by thoughtful product design, safety systems, and global reach. Our focus is on enabling more players to participate in creative expression by making creation easier, safer, and more rewarding.</p>\n<p>We’re looking for a Community &amp; Creator Systems Lead to architect and operate the systems that drive creator activation, progression, retention, and community participation at scale.</p>\n<p>Your mandate: build frameworks, programs, and feedback loops that turn creators into long-term ecosystem participants and communities into durable networks. You will define onboarding systems, progression pathways, incentive structures, and community engagement models that increase creation rate, collaboration, and repeat participation.</p>\n<p>You will partner across Product, Growth, Trust &amp; Safety, and Regional teams to ensure that creator and community systems are scalable, culturally adaptable, and aligned with platform integrity standards.</p>\n<p>Key Responsibilities:</p>\n<ol>\n<li>Creator System</li>\n</ol>\n<ul>\n<li>Own the end-to-end creator journey from selection to sustained contribution.</li>\n<li>Design activation flows from onboarding → first publish → first iteration.</li>\n<li>Build and evolve the Creator Platform framework (tiers, progression thresholds, visibility logic, governance rules).</li>\n<li>Define reward philosophy , reinforcing improvement and contribution, not just outcome.</li>\n<li>Reduce 30-day creator drop-off and increase second-publish rate.</li>\n<li>Partner with Product to prioritise tooling improvements based on creator friction patterns.</li>\n</ul>\n<ol>\n<li>Community System</li>\n</ol>\n<ul>\n<li>Design and operate the community layer that increases engagement and trust.</li>\n<li>Establish structured community infrastructure (Discord, rituals, office hours, feedback forums, creator councils).</li>\n<li>Define community norms, behaviour standards, and moderation pathways.</li>\n<li>Build repeatable feedback loops from community → Product → Growth.</li>\n<li>Track and act on community health indicators (engagement quality, sentiment, participation consistency).</li>\n</ul>\n<ol>\n<li>Cultural Momentum</li>\n</ol>\n<ul>\n<li>Ensure early cultural energy in our approach.</li>\n<li>Identify emerging creators through behavioural and qualitative signals.</li>\n<li>Design amplification mechanisms for culturally resonant experiences.</li>\n<li>Translate breakout moments into repeatable playbooks.</li>\n<li>Prevent artificial hype that distorts ecosystem signals.</li>\n</ul>\n<ol>\n<li>External Creator &amp; Studio Partnerships</li>\n</ol>\n<ul>\n<li>Develop a structured KOL engagement model (not ad hoc outreach).</li>\n<li>Build long-term relationships with influential creators aligned to our culture.</li>\n<li>Convert KOL attention into creator participation and ecosystem growth.</li>\n<li>Identify and engage studio partners that elevate quality and depth.</li>\n<li>Ensure external creators strengthen , not distort , ecosystem norms.</li>\n<li>Design collaboration models between studios and emerging creators where appropriate.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_dab590e1-b2e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Electronic Arts","sameAs":"https://jobs.ea.com","logo":"https://logos.yubhub.co/jobs.ea.com.png"},"x-apply-url":"https://jobs.ea.com/en_US/careers/JobDetail/Creator-and-Community-Systems-Lead/213683","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["community management","creator systems","product development","growth hacking","trust and safety","regional teams","platform integrity","onboarding systems","progression pathways","incentive structures","community engagement models","activation flows","visibility logic","governance rules","reward philosophy","creator drop-off","second-publish rate","tooling improvements","feedback loops","community health indicators","engagement quality","sentiment","participation consistency","cultural momentum","emerging creators","behavioural signals","qualitative signals","amplification mechanisms","playbooks","artificial hype","ecosystem signals","KOL engagement model","influential creators","culture alignment","ecosystem growth","studio partnerships","quality elevation","depth elevation","ecosystem norms","collaboration models"],"x-skills-preferred":[],"datePosted":"2026-04-24T13:16:42.879Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Singapore"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"community management, creator systems, product development, growth hacking, trust and safety, regional teams, platform integrity, onboarding systems, progression pathways, incentive structures, community engagement models, activation flows, visibility logic, governance rules, reward philosophy, creator drop-off, second-publish rate, tooling improvements, feedback loops, community health indicators, engagement quality, sentiment, participation consistency, cultural momentum, emerging creators, behavioural signals, qualitative signals, amplification mechanisms, playbooks, artificial hype, ecosystem signals, KOL engagement model, influential creators, culture alignment, ecosystem growth, studio partnerships, quality elevation, depth elevation, ecosystem norms, collaboration models"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a51b847a-f27"},"title":"Product Lead, Growth Marketing","description":"<p>We&#39;re looking for an AI-native product growth lead to own Replit&#39;s entire paid acquisition and lifecycle marketing engine as the single DRI. This is an IC role for someone who builds systems, not just campaigns. Someone who uses AI and automation aggressively to do what traditionally requires an entire team.</p>\n<p>You&#39;ll have data science and data engineering partners for infrastructure and modeling, and brand marketing will set creative direction. Your job is to turn that direction into a closed-loop optimization system: a self-improving system that turns performance data into better creative, optimizes spend across channels in near-real-time, and compounds every insight so nothing learned is ever lost. Each cycle, the system gets smarter. That&#39;s the engine you&#39;ll build and own.</p>\n<p>The ideal candidate has deep channel expertise across paid search, paid social, and lifecycle, but their real edge is building AI-powered workflows that scale creative production, automate measurement, and compound institutional knowledge.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Own full-funnel performance marketing across paid search &amp; social, ASO, and lifecycle</li>\n<li>Build a self-improving creative engine: AI-driven ad generation, testing, and iteration that scales without scaling headcount</li>\n<li>Maintain a persistent knowledge layer so every experiment, result, and creative insight compounds automatically into the next cycle</li>\n<li>Own conversion signal quality end-to-end: right events, right audiences, right attribution, partnering with DE on the infrastructure</li>\n<li>Run a structured experimentation program where every test feeds a feedback loop, not a one-off report</li>\n<li>Automate performance reporting and alerting , your system flags problems (creative fatigue, CAC shifts, payback drift) before anyone has to ask</li>\n<li>Build geo-differentiated strategies across market tiers and decompose performance by region before diagnosing aggregate shifts</li>\n<li>Build the system that allocates spend, prioritizes tests, and rotates under-performers , the math makes the decisions; you build and own the engine that produces them</li>\n</ul>\n<p>How You&#39;ll Work:</p>\n<ul>\n<li>AI-First Execution: You automate before you do anything manually. Your primary tools are code, APIs, and AI workflows , not spreadsheets and platform UIs.</li>\n<li>Systems Over Tasks: You build loops, not checklists. Every manual process is a candidate for automation; every insight feeds back into the system.</li>\n<li>Strategic Partnership: You orchestrate brand, data science, and data engineering into a cohesive performance engine. Marketing feeds the system with creative direction and assets; you build the optimization loop that tests, scales winners, and returns performance insights to sharpen the next creative cycle.</li>\n<li>Bias to Action: You ship fast, learn fast, and design experiments that generate the data you need rather than waiting for perfect information.</li>\n</ul>\n<p>Required Skills and Experience:</p>\n<ul>\n<li>5+ years in performance marketing across at least two major paid channels (search, social, ASO, or programmatic)</li>\n<li>Hands-on experience building AI-powered marketing workflows , not just prompting, but durable systems that run and improve on their own</li>\n<li>Deep understanding of conversion tracking, attribution, and signal quality , you know the difference between filtering conversions and excluding audiences</li>\n<li>Data-literate: comfortable with SQL, dashboards, and statistical rigor without needing a data team to interpret results</li>\n<li>Track record managing significant budgets with clear ROI accountability</li>\n<li>Strong experimentation instincts , structured test-and-learn programs, not one-off A/B tests</li>\n</ul>\n<p>Preferred Qualifications:</p>\n<ul>\n<li>You&#39;ve built your own tooling for marketing operations , bonus if you can show a portfolio of what you&#39;ve built</li>\n<li>Experience in developer-focused or PLG companies where paid and organic reinforce each other</li>\n<li>You&#39;ve thrived as a solo operator or on a very lean team</li>\n<li>Comfortable with a modern data stack and warehouse-driven workflows</li>\n<li>Hands-on experience with server-side conversion APIs and the postback lifecycle</li>\n<li>You&#39;ve brought measurement rigor and experimentation culture to a team that didn&#39;t have it before</li>\n<li>You&#39;ve scaled paid acquisition across geos with dramatically different unit economics</li>\n</ul>\n<p>What You Won&#39;t Be Doing:</p>\n<ul>\n<li>Managing a team,this is an IC role with leverage through systems, not headcount</li>\n<li>Defining messaging, narrative, or creative strategy,Marketing owns what we say and how it looks; you own where it goes, how it performs, and what we learn from it</li>\n<li>Building data pipelines from scratch,your DE partner handles infrastructure; you define requirements and consume the outputs</li>\n<li>Sitting in meetings all day,we want someone who ships, not someone who presents</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a51b847a-f27","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Replit","sameAs":"https://replit.com/","logo":"https://logos.yubhub.co/replit.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/replit/55b3fb32-e920-471d-8980-6afb3f506d4e","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"Full time","x-salary-range":"$220K - $370K","x-skills-required":["performance marketing","paid search","paid social","ASO","lifecycle","AI-powered workflows","conversion tracking","attribution","signal quality","SQL","dashboards","statistical rigor","budget management","experimentation"],"x-skills-preferred":["tooling for marketing operations","developer-focused companies","PLG companies","modern data stack","warehouse-driven workflows","server-side conversion APIs","postback lifecycle","measurement rigor","experimentation culture","paid acquisition across geos"],"datePosted":"2026-04-24T13:13:17.450Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Foster City, CA (Hybrid) In office M,W,F"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"performance marketing, paid search, paid social, ASO, lifecycle, AI-powered workflows, conversion tracking, attribution, signal quality, SQL, dashboards, statistical rigor, budget management, experimentation, tooling for marketing operations, developer-focused companies, PLG companies, modern data stack, warehouse-driven workflows, server-side conversion APIs, postback lifecycle, measurement rigor, experimentation culture, paid acquisition across geos","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":220000,"maxValue":370000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_2fa31d2a-411"},"title":"Research Scientist / Research Engineer — Early Career Cohort","description":"<p>Join OpenAI as a full-time Research Scientist / Research Engineer in our San Francisco office. This role is designed for early-career individuals, especially current undergraduate students and recent graduates who have demonstrated technical ability through elite competitions and challenges.</p>\n<p>You will join OpenAI.Signal processing, machine learning, and natural language processing are some of the key areas of research at OpenAI. You will be working on cutting-edge projects that aim to improve the efficiency and effectiveness of AI systems.</p>\n<p>As a Research Scientist / Research Engineer, you will be responsible for designing, developing, and testing new AI models and algorithms. You will work closely with other researchers and engineers to identify research opportunities and develop solutions to complex problems.</p>\n<p>In addition to your technical expertise, you will also be expected to communicate your research findings effectively to both technical and non-technical audiences.</p>\n<p>If you enjoy solving very difficult problems and want to work on the frontier of AI, we encourage you to apply.</p>\n<p><strong>Key Responsibilities:</strong></p>\n<ul>\n<li>Design, develop, and test new AI models and algorithms</li>\n<li>Collaborate with other researchers and engineers to identify research opportunities and develop solutions to complex problems</li>\n<li>Communicate research findings effectively to both technical and non-technical audiences</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Demonstrated exceptional mathematical or algorithmic problem-solving ability</li>\n<li>Strong ability to reason about complex technical or mathematical systems</li>\n<li>Comfort with linear algebra, probability, statistics, and optimization</li>\n<li>Evidence of rapid independent learning and technical creativity</li>\n<li>Ability to obtain and maintain authorization to work in the United States by the program start date</li>\n</ul>\n<p><strong>Preferred Qualifications:</strong></p>\n<ul>\n<li>High-level results in Olympiads, Putnam, ICPC, or similar competitions</li>\n<li>Top or novel performance in an OpenAI-hosted Challenge or similar</li>\n<li>Research in mathematics, algorithms, theoretical computer science, physics, or machine learning</li>\n<li>Independent projects exploring machine learning systems, algorithms, or AI research</li>\n</ul>\n<p><strong>Application and Interview Process:</strong></p>\n<p>Applications will be reviewed on a rolling basis. The cohort is expected to start on June 3, 2026.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_2fa31d2a-411","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://openai.com/","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/4476b271-4987-4bd4-aa1e-0e68ea683b10","x-work-arrangement":"hybrid","x-experience-level":"entry","x-job-type":"Full time","x-salary-range":"$295k","x-skills-required":["signal processing","machine learning","natural language processing"],"x-skills-preferred":["linear algebra","probability","statistics","optimization"],"datePosted":"2026-04-24T12:24:20.065Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"signal processing, machine learning, natural language processing, linear algebra, probability, statistics, optimization","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":295000,"maxValue":295000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cf52c4ff-fc6"},"title":"Senior Embedded Software Engineer - Audio","description":"<p>Do you have what it takes to make smart vehicles for a smart world? Join the Ford Digital Experience team. This position serves as the Senior Embedded Software Engineer for Audio Management frameworks within Ford&#39;s next-generation infotainment products. You will define the technical roadmap, architect complex system solutions, and provide technical leadership across the entire software life cycle. You will guide distributed software teams to deliver robust, scalable, and high-performance audio architectures.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Architect and oversee the implementation of the Android platform audio domain, defining strategies for custom AOSP framework modifications and Ford-specific SDK platforms.</li>\n</ul>\n<ul>\n<li>Spearhead the design and architectural direction of Android Audio HAL (HIDL/AIDL) and Linux Kernel audio drivers (ALSA/ASoC), targeting high-performance System-on-Chip (SoC) platforms.</li>\n</ul>\n<ul>\n<li>Place emphasis on end-to-end audio quality improvements working with partner teams, test and automation stakeholders.</li>\n</ul>\n<ul>\n<li>Define the virtualization strategy for audio solutions within Hypervisor-based architectures, ensuring deterministic behavior and seamless IPC between Android and real-time operating systems (QNX/Automotive Linux).</li>\n</ul>\n<ul>\n<li>Provide technical mentorship and code governance to development teams, ensuring adherence to design patterns and quality standards.</li>\n</ul>\n<ul>\n<li>Collaborate with domain architects and key technology partners to define the long-term vision for the Ford Infotainment System audio platform.</li>\n</ul>\n<ul>\n<li>Lead complex root cause analysis for critical software defects and system stability issues.</li>\n</ul>\n<ul>\n<li>Architect solutions for optimizing boot-up performance, system responsiveness, and resource management.</li>\n</ul>\n<p>The ideal candidate will have a Bachelor&#39;s Degree in Computer Engineering, Electrical Engineering, Computer Science or related, and five or more years of experience in software architecture and development on Android AOSP using C++/Java/Kotlin etc. for automotive, embedded, mobile, or consumer electronic platforms. Three or more years of specialized experience in Android Audio HAL development, Audio Policy, and Linux Kernel driver integration (ALSA/ASoC) is also required. Two or more years of experience with in-vehicle signaling mechanisms such as CAN/Ethernet etc. is preferred.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cf52c4ff-fc6","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://www.ford.com/","logo":"https://logos.yubhub.co/ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/61165","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$115,000 - $150,000","x-skills-required":["Android AOSP","C++","Java","Kotlin","Linux Kernel","ALSA/ASoC","HIDL/AIDL","System-on-Chip (SoC)","Android Audio HAL","Audio Policy","CAN/Ethernet","Hypervisor-based architectures","QNX/Automotive Linux"],"x-skills-preferred":["Digital Signal Processing (DSP)","Hexagon DSP architecture","AudioWeaver","Qualcomm Automotive SoCs (Snapdragon)"],"datePosted":"2026-04-24T12:24:12.321Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dearborn, MI"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Android AOSP, C++, Java, Kotlin, Linux Kernel, ALSA/ASoC, HIDL/AIDL, System-on-Chip (SoC), Android Audio HAL, Audio Policy, CAN/Ethernet, Hypervisor-based architectures, QNX/Automotive Linux, Digital Signal Processing (DSP), Hexagon DSP architecture, AudioWeaver, Qualcomm Automotive SoCs (Snapdragon)","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":115000,"maxValue":150000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_64a28286-869"},"title":"Power Electronics Research Engineer","description":"<p>We are seeking an innovative Power Electronics Research Engineer to lead the analysis, simulation, and measurement of high-frequency signals in Low Voltage (LV) and High Voltage (HV) systems. This role is pivotal in defining the future silicon strategy for our automotive inverters. You will provide executive guidance on the integration of PMIC, ASIC, and SoC technologies, driving the roadmap for custom silicon and System-in-Package (SiP) solutions to optimize power density, efficiency, and EMI performance in next-generation electrified vehicles.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Advanced IC Strategy &amp; Architecture (PMIC, ASIC, SoC)</li>\n<li>Strategic Roadmap Development: Lead the definition of long-term technology roadmaps for Power Management ICs (PMIC) and Application Specific Integrated Circuits (ASIC), specifically tailored for traction inverters and gate drive applications.</li>\n<li>Custom Silicon Definition: Define technical specifications and architectural requirements for custom SoC and ASIC solutions, focusing on the integration of sensing, protection, and control functions into mixed-signal silicon.</li>\n<li>System-in-Package (SiP) Integration: Drive the transition from discrete components to SiP solutions to minimize parasitic inductance and optimize the commutation loop for Wide Bandgap (SiC/GaN) devices.</li>\n<li>BCD Process Evaluation: Evaluate and select appropriate Bipolar-CMOS-DMOS (BCD) process technologies for high-voltage gate drivers and mixed-signal control circuits.</li>\n<li>Supply Chain &amp; Foundry Interaction: Lead technical engagement with semiconductor foundries and Tier-1 suppliers; conduct &#39;Make vs. Buy&#39; analyses for analog and mixed-signal designs to ensure supply chain resilience and cost optimization.</li>\n</ul>\n<ul>\n<li>Design, Simulation &amp; Electromagnetics</li>\n<li>Next-Gen Converter Design: Design power electronic converters for electrified vehicles, integrating advanced filtering solutions with power modules, busbars, and PCBs.</li>\n<li>EMI &amp; Filter Optimization: Identify topology and design Common Mode (CM) and Differential Mode (DM) inductive chokes and decoupling capacitors. Build circuit models to estimate frequency generation and propagation in LV/HV circuits.</li>\n<li>Noise Modeling: Perform modeling and laboratory verification of noise coupling mechanisms between HV power stages and LV gate drive/control PCBs.</li>\n<li>Interconnect Design: Design HV busbars and DC-link layouts to integrate seamlessly with passive filters and power modules, mitigating EMI cross-talk.</li>\n</ul>\n<ul>\n<li>Cross-Functional Collaboration</li>\n<li>System Integration: Interact with system design, semiconductor, and gate drive experts to meet requirements for high voltage, high current, and large gate drive operations.</li>\n<li>Technical Leadership: Support interaction with inverter control experts, low-voltage circuit designers, and electric machine specialists to ensure cohesive system architecture.</li>\n<li>Communication: Effectively communicate strategic directions and technical results by writing technical reports, invention disclosures, and presenting executive summaries to management.</li>\n</ul>\n<p>Qualifications:</p>\n<ul>\n<li>Master&#39;s degree in Electrical Engineering with a focus on power electronics, mixed-signal IC design, or semiconductor packaging.</li>\n<li>3+ years of research or industry experience in:</li>\n<li>Architectural design of power electronic systems or PMIC/ASIC design.</li>\n<li>Developing specifications for analog/mixed-signal ICs in automotive or high-power applications.</li>\n</ul>\n<p>Power Electronics Technical Expertise:</p>\n<ul>\n<li>Expertise in circuit parameter extraction and transfer functions from CAD models.</li>\n<li>Proficiency in Double Pulse Test (DPT) procedures to quantify semiconductor switching noise and map propagation paths.</li>\n<li>Experience designing filters, chokes, and snubbers to attenuate noise in electric drive systems.</li>\n</ul>\n<p>Lab &amp; Analysis Skills:</p>\n<ul>\n<li>Expertise in high-speed time-domain and frequency-domain signal acquisition (oscilloscopes, network/spectrum analyzers).</li>\n<li>Knowledge of PCB design and layout for prototyping high-power filter designs.</li>\n</ul>\n<p>Preferred qualifications include a Ph.D. in Electrical Engineering, semiconductor and IC expertise, familiarity with ISO 26262 functional safety requirements, and proficiency in software such as MATLAB, PLECS, Simplorer, SPICE, Fusion 360, Altium, and KiCAD.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_64a28286-869","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Ford Motor Company","sameAs":"https://www.ford.com/","logo":"https://logos.yubhub.co/ford.com.png"},"x-apply-url":"https://efds.fa.em5.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/57071","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$113,580-$190,500","x-skills-required":["Power Electronics","Mixed-Signal IC Design","Semiconductor Packaging","Circuit Parameter Extraction","Double Pulse Test","Filter Design","Choke Design","Snubber Design","High-Speed Signal Acquisition","PCB Design"],"x-skills-preferred":["MATLAB","PLECS","Simplorer","SPICE","Fusion 360","Altium","KiCAD","ISO 26262 Functional Safety"],"datePosted":"2026-04-24T12:23:50.659Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dearborn"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Power Electronics, Mixed-Signal IC Design, Semiconductor Packaging, Circuit Parameter Extraction, Double Pulse Test, Filter Design, Choke Design, Snubber Design, High-Speed Signal Acquisition, PCB Design, MATLAB, PLECS, Simplorer, SPICE, Fusion 360, Altium, KiCAD, ISO 26262 Functional Safety","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":113580,"maxValue":190500,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1fc41cc5-6c2"},"title":"Data Analyst","description":"<p>The Performance Optimization Squad is a newly formed team in the Core Infrastructure Studio with a mission to establish a core competency in performance engineering and address systemic inefficiencies across Spotify&#39;s platform. Our goal is to identify and eliminate waste, improve efficiency, and reduce costs. We&#39;re looking for a Data Analyst who will build the measurement foundation that drives every decision we make.</p>\n<p>As a Data Analyst, you will design and build datasets, data pipelines, and metrics that make performance inefficiencies visible across the platform. You will define and own metrics for efficiency, latency, and resource utilization, turning raw infrastructure signals into insights that drive prioritization. You will proactively investigate performance data to surface optimization opportunities, not just respond to engineering requests.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Design, build, and maintain datasets and data pipelines that surface resource utilization, cost, and performance signals across Spotify&#39;s infrastructure</li>\n<li>Define and own metrics for efficiency, latency, and resource utilization; turning raw infrastructure signals into insights that drive prioritization</li>\n<li>Proactively investigate performance data to surface optimization opportunities, not just respond to engineering requests</li>\n<li>Build dashboards and analyses that support decision-making across the squad and partnering platform teams</li>\n<li>Work with engineers and platform teams to define guardrail metrics, validate findings, and measure the real-world impact of optimization efforts</li>\n<li>Translate complex infrastructure data into clear stories for both technical and non-technical audiences</li>\n</ul>\n<p>We&#39;re looking for someone who has experience working with infrastructure, platform, or cloud cost data, or is a strong technical analyst with enough grounding in distributed systems and cloud infrastructure to navigate GKE cost data, JVM metrics, and resource utilization signals. You should be comfortable writing clean, efficient SQL and Python, and have experience with data visualization tools such as Looker or similar. You should also be able to communicate clearly and confidently with engineers and non-technical stakeholders alike.</p>\n<p>This role is based in Stockholm or London, and we offer the flexibility to work where you work best. There will be some in-person meetings, but still allows for flexibility to work from home.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_1fc41cc5-6c2","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Spotify","sameAs":"https://www.spotify.com/","logo":"https://logos.yubhub.co/spotify.com.png"},"x-apply-url":"https://jobs.lever.co/spotify/cb90282e-0917-4219-99fd-8b5d7d5e3050","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SQL","Python","data visualization","infrastructure data","cloud cost data"],"x-skills-preferred":["Kubernetes","GKE","JVM metrics","resource utilization signals"],"datePosted":"2026-04-24T12:19:34.380Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Stockholm or London"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SQL, Python, data visualization, infrastructure data, cloud cost data, Kubernetes, GKE, JVM metrics, resource utilization signals"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a642bb8f-955"},"title":"Business Development Representative - APAC","description":"<p>This role is designed as a launchpad for future sellers at OpenAI. As a Business Development Representative - APAC, you will identify, shape, and advance complex enterprise opportunities by turning product usage, pilots, and inbound demand into qualified, high-conviction enterprise opportunities for our large Enterprise and Strategic Accounts teams.</p>\n<p>You will partner with Account Directors on account strategy, multi-threading, and deal progression. You will design and execute targeted outbound strategies using industry context, stakeholder mapping, and product signal to break into priority accounts. You will lead high-quality discovery to uncover business priorities, map stakeholders, and assess enterprise readiness.</p>\n<p>You will contribute to pipeline reviews by sharing outbound activity, account insights, and early competitive signals. You will build and iterate on AI-enabled GTM workflows (GPTs/Agents) to scale prospecting and qualification.</p>\n<p>The ideal candidate will have 4+ years of relevant experience in enterprise sales, or in strategic customer-facing roles in the finance or consulting industry. They will have a track record of consistently hitting and exceeding ambitious targets in enterprise or strategic sales environments. They will also have experience selling into regulated or complex industries (Financial Services, Life Sciences, Retail).</p>\n<p>Strong communication skills and executive presence are essential, as well as the ability to build credibility with senior C-Suite stakeholders across an organization, and speak fluently with technical buyers. A strong interest in the AI landscape is also required, with the ability to connect OpenAI products to real customer value and business outcomes.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a642bb8f-955","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://openai.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/d9696b77-5b11-49c5-8d0b-b1826bb6115c","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"Full time","x-salary-range":null,"x-skills-required":["Enterprise sales","Strategic customer-facing roles","Industry context","Stakeholder mapping","Product signal","Account strategy","Deal progression","Outbound strategies","Discovery","Business priorities","Enterprise readiness","Pipeline reviews","Outbound activity","Account insights","Competitive signals","AI-enabled GTM workflows","GPTs/Agents","Prospecting","Qualification"],"x-skills-preferred":[],"datePosted":"2026-04-24T12:18:29.182Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Singapore"}},"employmentType":"FULL_TIME","occupationalCategory":"Sales","industry":"Technology","skills":"Enterprise sales, Strategic customer-facing roles, Industry context, Stakeholder mapping, Product signal, Account strategy, Deal progression, Outbound strategies, Discovery, Business priorities, Enterprise readiness, Pipeline reviews, Outbound activity, Account insights, Competitive signals, AI-enabled GTM workflows, GPTs/Agents, Prospecting, Qualification"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_18203ae4-a51"},"title":"Founding Product Designer","description":"<p><strong>The Opportunity</strong></p>\n<p>Fifth Dimension is the most prominent AI company in real estate in the world, bringing the magic of AI automation to document-heavy industries. Our AI workspace helps leading investment managers, owners, and operators across the US, UK, and APAC automate complex workflows, extract insights from critical documents, and make faster, smarter decisions.</p>\n<p><strong>The Challenge</strong></p>\n<p>We&#39;re leaving a huge amount of value uncaptured because we haven&#39;t yet taken a design-led view of the product. What should the product look like to immediately communicate intelligence and connectivity? How do the first 30 seconds of a sales demo show we&#39;re an intelligence platform, not a chatbot? What&#39;s the UI that makes users want to share their work and pull their colleagues in?</p>\n<p><strong>What You&#39;ll Do</strong></p>\n<ul>\n<li>Design and ship. You own the design layer end-to-end. User research through to pixel-perfect delivery. There is no handoff. You&#39;ll work shoulder-to-shoulder with engineering in London, prototype rapidly, and use AI tools to collapse the gap between idea and implementation. We ship daily. You will too.</li>\n</ul>\n<ul>\n<li>Define the language. You&#39;ll establish the visual standards, interaction patterns, component systems, and design principles the product grows into. Typography, hierarchy, density, motion, data visualisation. You set the bar and hold it.</li>\n</ul>\n<ul>\n<li>Invent AI-native interaction. Agentic workflows, streaming outputs, document intelligence, confidence signals, human-AI collaboration. There&#39;s no playbook for this. You&#39;ll be writing it. Trust, explainability, responsive agentic UI, designing intelligence. These are the problems that will define your best work.</li>\n</ul>\n<ul>\n<li>Talk to customers. Visit their offices. Watch them work. Run usability sessions. Sit with a portfolio manager and understand how they think about a $500M real estate portfolio. There is no research team. You are the research team.</li>\n</ul>\n<ul>\n<li>Design to drive growth. The first 30 seconds of a demo, the onboarding flow that lands a new team, the interface that makes a customer expand from one use case to five. Your design decisions directly drive revenue. You&#39;ll see that in the numbers, not just the Figma comments.</li>\n</ul>\n<ul>\n<li>Shape what gets built. You won&#39;t just execute on someone else&#39;s vision. You&#39;ll influence what the product becomes, not just how it looks. The best design work here is upstream, shaping product direction alongside the CPO and engineering.</li>\n</ul>\n<ul>\n<li>Raise the bar. Help product engineers develop stronger design instincts. Champion frontend quality, accessibility, and the details that separate good products from great ones. Make everyone care more about craft.</li>\n</ul>\n<p><strong>About You</strong></p>\n<p>You&#39;re a designer who ships. Exceptional taste, fast hands, strong opinions. You&#39;re equally comfortable in Figma and on a customer call. You don&#39;t wait for permission and you don&#39;t need months of discovery to produce something tangible. People around you would say you operate at a level above your title.</p>\n<p>You&#39;ve designed complex, data-rich interfaces for demanding professional users. Tables, dashboards, document viewers, multi-step workflows. You know what it means to design something 200 people use for 8 hours a day. Real enterprise tools, not consumer apps, not marketing sites.</p>\n<p>You use AI tools to amplify your output and you&#39;re excited about what that means for the craft of design. You&#39;ve designed AI interfaces: trust signals, agentic workflows, streaming UIs, human-AI collaboration. In production or as a side project, you&#39;ve been exploring by building.</p>\n<p>You have sharp product instinct. You shape what gets built, not just how it looks. You make trade-offs, back them up, and run your own user research. You don&#39;t need a research team to understand your users.</p>\n<p>You thrive with autonomy. Ambiguity doesn&#39;t scare you, it&#39;s where the interesting work lives. You&#39;re energised by early-stage: building something from zero, not inheriting a playbook.</p>\n<p><strong>What We&#39;re Looking For</strong></p>\n<ul>\n<li>Deep experience in product design, with a portfolio that shows real taste and craft in complex information design</li>\n</ul>\n<ul>\n<li>Shipped data-rich interfaces in production: tables, dashboards, document viewers, multi-step workflows for professional users</li>\n</ul>\n<ul>\n<li>Runs your own user research: interviews, usability tests, site visits. Energised by sitting with domain experts</li>\n</ul>\n<ul>\n<li>Systems thinker, designs in components and patterns, can build a design system from scratch</li>\n</ul>\n<ul>\n<li>Proficient with AI tools in their own workflow, uses them to move faster, not as a novelty</li>\n</ul>\n<ul>\n<li>At least one startup or early-stage experience where they owned design end-to-end</li>\n</ul>\n<ul>\n<li>Experience designing AI interfaces, trust signals, agentic workflows, streaming UIs, human-AI collaboration patterns</li>\n</ul>\n<p><strong>Nice to Have</strong></p>\n<ul>\n<li>Has been a founding or sole designer before, knows the &#39;build from zero&#39; experience</li>\n</ul>\n<ul>\n<li>Former founder, built businesses, wants to build product without the CEO overhead</li>\n</ul>\n<ul>\n<li>Adjacent domain knowledge, financial services, legal tech, data platforms</li>\n</ul>\n<ul>\n<li>Visible in the design community, writes, speaks, shares work publicly</li>\n</ul>\n<ul>\n<li>Can touch code, enough to prototype or unblock themselves</li>\n</ul>\n<p><strong>Compensation</strong></p>\n<p>We are a hybrid London office, everyone comes in every Wednesday, ideally more.</p>\n<ul>\n<li>Base: GBP 90,000-120,000</li>\n</ul>\n<ul>\n<li>Meaningful equity on a standard vesting schedule</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_18203ae4-a51","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Fifth Dimension","sameAs":"https://careers.fifthdimensionai.com","logo":"https://logos.yubhub.co/careers.fifthdimensionai.com.png"},"x-apply-url":"https://careers.fifthdimensionai.com/jobs/7398322-founding-product-designer","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"Competitive salary and meaningful equity","x-skills-required":["Product design","Complex information design","Data-rich interfaces","User research","AI tools","Agentic workflows","Streaming outputs","Document intelligence","Confidence signals","Human-AI collaboration"],"x-skills-preferred":["Design systems","Component-based design","Pattern-based design","Frontend development","Backend development","Cloud computing","DevOps","Cybersecurity","Data science","Machine learning"],"datePosted":"2026-04-24T12:16:38.280Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"London"}},"employmentType":"FULL_TIME","occupationalCategory":"Design","industry":"Technology","skills":"Product design, Complex information design, Data-rich interfaces, User research, AI tools, Agentic workflows, Streaming outputs, Document intelligence, Confidence signals, Human-AI collaboration, Design systems, Component-based design, Pattern-based design, Frontend development, Backend development, Cloud computing, DevOps, Cybersecurity, Data science, Machine learning"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_14c05502-9df"},"title":"Member of Technical Staff - Security Engineer","description":"<p>Copilot is becoming an agentic system: it can plan, reason, and take actions across tools, data, and services. Securing that kind of system requires more than traditional boundaries or static controls,it demands adaptive defenses, intelligent guardrails, and provable isolation that operate continuously at runtime.</p>\n<p>Copilot Security and Privacy is responsible for building those capabilities directly into Copilot. Our work focuses on new security primitives for agentic AI, including real-time intent validation, workload isolation with verifiable guarantees, AI-driven guardrails, and offensive security techniques that model how intelligent systems fail under pressure.</p>\n<p>We are hiring a Principal Security Engineer to help design and build these systems end-to-end. This is a hands-on engineering role for someone who wants to ship production code into a globally deployed AI platform,developing adaptive defenses, agentic offensive security, and security architectures that scale with autonomy.</p>\n<p>The problems are technically deep, often unsolved, and central to making advanced AI systems deployable in the real world. Most security roles focus on protecting existing systems. This role helps define the security architecture for systems that are still being invented.</p>\n<p>You will work at the intersection of AI, security, privacy, and distributed systems,building defenses that enable safe autonomy rather than limiting innovation. If you want to shape how agentic AI is secured at global scale, this is a uniquely high-impact opportunity.</p>\n<p>As employees, we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.</p>\n<p>Starting January 26, 2026, Microsoft AI (MAI) employees who live within a 50-mile commute of a designated Microsoft office in the U.S. or 25-mile commute of a non-U.S., country-specific location are expected to work from the office at least four days per week. This expectation is subject to local law and may vary by jurisdiction.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Design and build secure, high-performance platform components that support Copilot’s agentic workflows across cloud and device environments.</li>\n</ul>\n<ul>\n<li>Develop novel security mechanisms for agentic AI systems, including real-time intent validation, information-flow controls, isolation boundaries, and abuse-resistant orchestration.</li>\n</ul>\n<ul>\n<li>Eliminate entire classes of vulnerabilities by creating secure-by-default APIs, sandboxing layers, and hardened system interfaces.</li>\n</ul>\n<ul>\n<li>Build and operate offensive security tooling and agents that continuously probe Copilot’s autonomy, reasoning paths, and trust boundaries.</li>\n</ul>\n<ul>\n<li>Partner closely with AI researchers, platform engineers, and product teams to translate research and prototypes into production-ready security features.</li>\n</ul>\n<ul>\n<li>Write high-quality, well-tested code across backend services, platform layers, and AI-adjacent systems.</li>\n</ul>\n<ul>\n<li>Use telemetry, signals, and data-driven analysis to detect abuse, anomalous agent behavior, and emerging threat patterns.</li>\n</ul>\n<ul>\n<li>Navigate ambiguity, make sound engineering tradeoffs, and ship iteratively in a fast-paced product environment.</li>\n</ul>\n<ul>\n<li>Contribute to a culture of high ownership, technical excellence, and inclusive collaboration.</li>\n</ul>\n<p>Qualifications:</p>\n<ul>\n<li>Doctorate in Statistics, Mathematics, Computer Science, or related field AND 3+ years of experience OR Master’s Degree AND 4+ years of experience OR Bachelor’s Degree AND 6+ years of experience in security engineering, secure software development, large-scale computing, threat modeling, or applied security analytics, including experience designing or building systems to detect, prevent, or mitigate security threats, or equivalent experience.</li>\n</ul>\n<ul>\n<li>8+ years of professional engineering experience.</li>\n</ul>\n<ul>\n<li>Solid coding skills in one or more of the following: C, C++, C#, Java, JavaScript, or Python.</li>\n</ul>\n<ul>\n<li>Demonstrated experience designing, building, and operating production systems at scale.</li>\n</ul>\n<ul>\n<li>Experience building or securing large-scale distributed systems on cloud platforms such as Azure, AWS, or GCP.</li>\n</ul>\n<ul>\n<li>Familiarity with emerging attack classes against AI systems, including prompt-based exploits, agent misbehavior, information-flow vulnerabilities, or model-assisted exfiltration.</li>\n</ul>\n<ul>\n<li>Proven ability to design system interfaces and abstractions that reduce misuse and prevent vulnerabilities by construction.</li>\n</ul>\n<ul>\n<li>Experience with AI platforms, LLM frameworks, or ML pipelines,or the ability to ramp up quickly.</li>\n</ul>\n<ul>\n<li>Background in sandboxing, isolation, container security, or trusted execution environments.</li>\n</ul>\n<ul>\n<li>Solid analytical skills, including working with telemetry, anomaly detection, or ML-based security signals.</li>\n</ul>\n<ul>\n<li>Ability to decompose ambiguous, unsolved problems into practical engineering plans.</li>\n</ul>\n<ul>\n<li>Clear, effective communication skills across technical and non-technical audiences.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_14c05502-9df","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/member-of-technical-staff-security-engineer-3/","x-work-arrangement":"hybrid","x-experience-level":"staff","x-job-type":"Full-time","x-salary-range":"$139,900 – $274,800 per year","x-skills-required":["C","C++","C#","Java","JavaScript","Python","Azure","AWS","GCP","AI platforms","LLM frameworks","ML pipelines","Sandboxing","Isolation","Container security","Trusted execution environments","Telemetry","Anomaly detection","ML-based security signals"],"x-skills-preferred":[],"datePosted":"2026-04-24T12:15:16.748Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"New York"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C, C++, C#, Java, JavaScript, Python, Azure, AWS, GCP, AI platforms, LLM frameworks, ML pipelines, Sandboxing, Isolation, Container security, Trusted execution environments, Telemetry, Anomaly detection, ML-based security signals","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":139900,"maxValue":274800,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_5c9aa0a4-f07"},"title":"Sr. Engineering Manager, CAMP","description":"<p>We&#39;re seeking a Sr. Engineering Manager to lead the Content Acquisition &amp; Media Platform (CAMP) team. The CAMP team owns the critical platforms for content acquisition, media ingestion and media signal processing. The team closely collaborates with multiple partner teams bringing the most inspiration content to Pinterest to enhance the content foundation of all products, adopting LLM/VLM in a near real-time system to understand content and build fundamental signals for LLM innovations, and standing in the frontier to meet GenAI compliance requirements.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Leading a cross-platform team responsible for content acquisition, media ingestion and media signal platform.</li>\n<li>Setting the team&#39;s technical direction and driving execution on quality, performance, and reliability.</li>\n<li>Partnering closely with Content, Shopping catalog and GenAI teams to improve Pinterest content ecosystem.</li>\n<li>Guiding the team through platform and architectural decisions, balancing product needs, technical investments, and long-term maintainability.</li>\n<li>Building and growing a high-performing team through hiring, coaching, and developing engineers.</li>\n<li>Raising the bar on engineering excellence through strong operational practices, performance measurement, testing, and release quality.</li>\n<li>Helping Pinterest to meet GenAI compliance requirements.</li>\n</ul>\n<p>The ideal candidate will have 9+ years of software engineering experience, including distributed system and big data platform, and 5+ years of engineering management experience leading strong client or platform engineering teams.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_5c9aa0a4-f07","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Pinterest","sameAs":"https://www.pinterest.com/","logo":"https://logos.yubhub.co/pinterest.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/pinterest/jobs/7680804","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$245,402-$429,454 USD","x-skills-required":["software engineering","distributed system","big data platform","engineering management","content acquisition","media ingestion","media signal processing","LLM/VLM","GenAI compliance"],"x-skills-preferred":[],"datePosted":"2026-04-24T12:12:30.598Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco, CA, US; Palo Alto, CA, US; Seattle, WA, US"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"software engineering, distributed system, big data platform, engineering management, content acquisition, media ingestion, media signal processing, LLM/VLM, GenAI compliance","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":245402,"maxValue":429454,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b4219ccc-f00"},"title":"Senior Product Designer","description":"<p>At Microsoft AI, we are inventing an AI Companion for everyone – an AI designed with real personality and emotional intelligence that’s always in your corner. Defined by effortless communication, extraordinary capabilities, and a new level of connection and support, we want Copilot to define the next wave of technology.</p>\n<p>This is a rare opportunity to be a part of a team crafting something that challenges everything we know about software and consumer products. We’re a small, friendly, fast-moving team, supporting one another to do the best work of our lives, always looking to break new ground with an unshakeable dedication to the user.</p>\n<p>We are proud of what we build, how we build it, and that our products define the AI era while earning the trust of our users. We run lean, prioritize quality, meaningful innovation and polish, and always root our decisions in research and evidence. We ship regularly, so your work will have real and immediate impact.</p>\n<p><strong>Our Core Values:</strong></p>\n<ul>\n<li>Quality. We only deliver category-defining products that delight with their ease of use, guaranteed reliability, and beautiful, coherent design.</li>\n<li>Simplicity. We don’t overcomplicate. Less is more, always.</li>\n<li>Safety &amp; Security. The highest standards of security, safety and responsibility are non-negotiable across all our business areas.</li>\n<li>Evaluation. We pay close attention to signals and aren’t afraid to change course when data and our experience tells us to.</li>\n<li>Kindness. Kindness is at the heart of our org and how we conduct ourselves.</li>\n</ul>\n<p><strong>Our Design Principles:</strong></p>\n<ul>\n<li>Create Magical Moments</li>\n<li>Guide the Journey</li>\n<li>Personality is Pivotal</li>\n<li>Always be Earning Trust</li>\n<li>Sweat the Details</li>\n<li>Be in Service to People</li>\n</ul>\n<p><strong>The Role:</strong></p>\n<p>We’re on the lookout for a talented and passionate craftsperson and prototyper to drive the core user experience of our AI companion, Copilot. This role will look across all of Copilot’s capabilities and skills to define the core user experience and interaction patterns that span across the product.</p>\n<p><strong>Responsibilities:</strong></p>\n<ul>\n<li>Ship world-class AI applications that delight consumers with an emphasis on craft, quality, trust, and positive user and societal impact</li>\n<li>Own a product area and be responsible for understanding user needs and behaviors, defining product requirements, managing end-to-end product development, launches and iterations</li>\n<li>Cross-functional communication and dependency management, scoping and scheduling, and seeing through implementation by collaborating with engineering through the finish line</li>\n<li>Find your own path to get things done despite roadblocks to get your work into the hands of users quickly and iteratively</li>\n<li>Set the bar for excellence and quality and hold the team accountable to that standard</li>\n<li>Enjoy working in a fast-paced, design-driven, product development cycle</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Master’s Degree in Industrial Design, Product Design, Human Computer Interaction, User Experience, Interaction Design, or related field AND 4+ years experience working in product or service design OR Bachelor’s Degree in Industrial Design, Product Design, Human Computer Interaction, User Experience, Interaction Design, or related field AND 5+ years experience working in product or service design OR equivalent experience (e.g., demonstrated experience working in product or service design or using design thinking to solve problems)</li>\n</ul>\n<p><strong>Preferred Qualifications:</strong></p>\n<ul>\n<li>A portfolio or work samples that demonstrates experience designing world class consumer products from vision through launch</li>\n<li>Proven track record of setting design vision for innovative products that require bold thinking and risk taking</li>\n<li>Ability to break large bodies of work into a phased execution plan, and lead a cross-functional team from idea to polished implementation</li>\n<li>Experience with diving into research and leveraging both qualitative and quantitative signals for design impact</li>\n<li>Ability to own your work in a fast-paced. start-up like environment, manage multiple priorities, and adapt to ever-changing requirements and deadlines</li>\n<li>Work samples that demonstrate a high bar for quality and craft in visual design and interaction design</li>\n<li>Work samples that demonstrate prototyping ability</li>\n<li>Ability to collaborate effectively with engineering to ensure details make it to the hands of the user</li>\n<li>Experience that demonstrates proven ability to advocate for design thinking, influence design outcomes, discover problems and tackle them in fast-paced and ambiguous environments</li>\n<li>Proven ability to collaborate and contribute to a positive, inclusive work environment, fostering knowledge sharing and growth within the team.</li>\n</ul>\n<p><strong>Product Design IC4 –</strong></p>\n<p>The typical base pay range for this role across the U.S. is USD $119,800 – $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $158,400 – $258,000 per year.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b4219ccc-f00","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft AI","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/senior-product-designer-2/","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"Base pay range: $119,800 - $234,700 per year","x-skills-required":["Product Design","Industrial Design","Human Computer Interaction","User Experience","Interaction Design","Design Thinking","Prototyping","Research","Qualitative and Quantitative Signals","Cross-functional Communication","Dependency Management","Scoping and Scheduling","Engineering Collaboration"],"x-skills-preferred":["World Class Consumer Products","Design Vision","Bold Thinking","Risk Taking","Phased Execution Plan","Cross-functional Team Leadership","Research and Analysis","Design Impact","Fast-paced Environment","Multiple Priorities","Flexible Requirements","Collaboration with Engineering","Design Thinking Advocacy","Influence Design Outcomes","Problem Solving","Ambiguous Environments","Positive Work Environment","Knowledge Sharing","Growth Mindset"],"datePosted":"2026-04-24T12:12:16.110Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mountain View"}},"employmentType":"FULL_TIME","occupationalCategory":"Design","industry":"Technology","skills":"Product Design, Industrial Design, Human Computer Interaction, User Experience, Interaction Design, Design Thinking, Prototyping, Research, Qualitative and Quantitative Signals, Cross-functional Communication, Dependency Management, Scoping and Scheduling, Engineering Collaboration, World Class Consumer Products, Design Vision, Bold Thinking, Risk Taking, Phased Execution Plan, Cross-functional Team Leadership, Research and Analysis, Design Impact, Fast-paced Environment, Multiple Priorities, Flexible Requirements, Collaboration with Engineering, Design Thinking Advocacy, Influence Design Outcomes, Problem Solving, Ambiguous Environments, Positive Work Environment, Knowledge Sharing, Growth Mindset","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":119800,"maxValue":234700,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0a0c638b-b06"},"title":"Member of Technical Staff - Technical Program Manager","description":"<p>Copilot is evolving into an agentic system that can plan, reason, and execute actions across tools, data, and services. Securing such a system cannot rely on static controls, offline review, or policy-only enforcement. It requires runtime defenses that adapt to intent, behavior, and context as the system operates.</p>\n<p>Copilot Security and Privacy is responsible for building these defenses directly into Copilot. Our work focuses on new security primitives for agentic AI, including runtime misuse detection, adaptive guardrails, containment and isolation mechanisms, and feedback-driven control systems informed by offensive security research.</p>\n<p>We are hiring a Principal Technical Program Manager (TPM) to own the end-to-end delivery of these capabilities. This is a deeply technical execution role for someone who can operate at the boundary of security engineering, AI research, and platform systems,turning ambiguous threat models into shippable, operable defenses deployed in a globally scaled AI product.</p>\n<p>This role is not about process, governance, or coordination. The TPM is accountable for making complex systems land in production, under real-world adversarial pressure. Most security roles protect systems after they exist. This role helps define how agentic AI systems defend themselves while they operate.</p>\n<p>You will shape how Copilot detects misuse, enforces boundaries, and recovers safely in real time,working directly on the mechanisms that make autonomy deployable at global scale. The impact is immediate, technical, and measurable in production behavior.</p>\n<p>If you want to operate where AI systems, security engineering, and execution reality intersect, this role offers that surface area,without turning you into a policy owner or process layer.</p>\n<p>Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.</p>\n<p>Starting January 26, 2026, Microsoft AI (MAI) employees who live within a 50-mile commute of a designated Microsoft office in the U.S. or 25-mile commute of a non-U.S., country-specific location are expected to work from the office at least four days per week. This expectation is subject to local law and may vary by jurisdiction.</p>\n<p>Responsibilities:</p>\n<p>Own Delivery of In-Product AI Threat Defenses</p>\n<p>Lead execution of runtime threat defense capabilities embedded directly into Copilot execution paths, not layered on externally.</p>\n<p>Drive delivery of detection, prevention, and containment mechanisms that operate synchronously and adaptively as agents reason and act.</p>\n<p>Ensure defenses are designed as control systems with clear signals, enforcement points, and feedback loops.</p>\n<p>Translate Threat Models into Executable Systems</p>\n<p>Take emerging and ambiguous agentic AI threat models,including misuse, escalation, and information-flow risks,and convert them into concrete engineering plans.</p>\n<p>Partner with security engineers and researchers to translate offensive security insights and red-team findings into production features.</p>\n<p>Make judgment calls about enforcement boundaries, degradation strategies, and isolation guarantees.</p>\n<p>Drive Cross-Cutting Technical Execution</p>\n<p>Coordinate delivery across security engineering, AI research, platform/runtime teams, and Copilot product surfaces.</p>\n<p>Own dependency management, sequencing, and delivery risk for systems that are tightly coupled and cannot be built independently.</p>\n<p>Resolve technical and organizational tradeoffs where ownership boundaries are unclear and failure modes are novel.</p>\n<p>Ensure Operability at Runtime</p>\n<p>Define what “working” means for threat defenses: detection quality, false-positive tolerance, performance impact, and blast-radius containment.</p>\n<p>Ensure defenses are measurable, testable, and observable in production.</p>\n<p>Lead learning loops from live incidents, near-misses, and adversarial testing back into system design.</p>\n<p>Qualifications:</p>\n<p>Required Qualifications:</p>\n<p>Bachelor’s Degree AND 6+ years experience in engineering, product/technical program management, data analysis, or product development OR equivalent experience.</p>\n<p>3+ years of experience managing cross-functional and/or cross-team projects.</p>\n<p>Preferred Qualifications:</p>\n<p>Bachelor’s Degree AND 12+ years experience engineering, product/technical program management, data analysis, or product development OR equivalent experience.</p>\n<p>Proven ability to lead execution in high-ambiguity environments where requirements, threats, and system behavior evolve rapidly.</p>\n<p>Solid systems thinking: ability to reason about execution paths, failure modes, and adversarial behavior.</p>\n<p>Track record of making sound technical tradeoffs and shipping durable solutions without relying on heavy process.</p>\n<p>Background in security engineering, distributed systems, applied research, or ML systems prior to or alongside TPM work.</p>\n<p>Experience delivering runtime detection, abuse prevention, or adaptive enforcement systems.</p>\n<p>Familiarity with agentic AI systems, LLM-based products, or non-deterministic execution environments.</p>\n<p>Experience partnering closely with offensive security or red-team functions.</p>\n<p>Demonstrated ability to translate research, prototypes, or threat models into production-grade systems.</p>\n<p>Solid analytical skills, including working with telemetry, signals, and feedback loops.</p>\n<p>#MicrosoftAI #MAIDPS</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0a0c638b-b06","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/member-of-technical-staff-technical-program-manager-4/","x-work-arrangement":"hybrid","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"$139,900 - $274,800 per year","x-skills-required":["security engineering","AI research","platform systems","runtime misuse detection","adaptive guardrails","containment and isolation mechanisms","feedback-driven control systems","offensive security research","agentic AI systems","LLM-based products","non-deterministic execution environments","runtime detection","abuse prevention","adaptive enforcement systems","telemetry","signals","feedback loops"],"x-skills-preferred":["distributed systems","applied research","ML systems","offensive security","red-team functions"],"datePosted":"2026-04-24T12:12:00.921Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Redmond"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"security engineering, AI research, platform systems, runtime misuse detection, adaptive guardrails, containment and isolation mechanisms, feedback-driven control systems, offensive security research, agentic AI systems, LLM-based products, non-deterministic execution environments, runtime detection, abuse prevention, adaptive enforcement systems, telemetry, signals, feedback loops, distributed systems, applied research, ML systems, offensive security, red-team functions","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":139900,"maxValue":274800,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_350f14e0-c1b"},"title":"Principal Product Designer","description":"<p>At Microsoft AI, we are inventing an AI Companion for everyone – an AI designed with real personality and emotional intelligence that’s always in your corner. Defined by effortless communication, extraordinary capabilities, and a new level of connection and support, we want Copilot to define the next wave of technology. This is a rare opportunity to be a part of a team crafting something that challenges everything we know about software and consumer products. We’re a small, friendly, fast-moving team, supporting one another to do the best work of our lives, always looking to break new ground with an unshakeable dedication to the user. We are proud of what we build, how we build it, and that our products define the AI era while earning the trust of our users. We run lean, prioritize quality, meaningful innovation and polish, and always root our decisions in research and evidence. We ship regularly, so your work will have real and immediate impact. Our Core Values: Quality. We only deliver category-defining products that delight with their ease of use, guaranteed reliability, and beautiful, coherent design. Simplicity. We don’t overcomplicate. Less is more, always. Safety &amp; Security. The highest standards of security, safety and responsibility are non-negotiable across all our business areas. Evaluation. We pay close attention to signals and aren’t afraid to change course when data and our experience tells us to. We are also careful with our metrics, focusing on delivering long-term sustainable value (rather than short-term KPIs). Kindness. Kindness is at the heart of our org and how we conduct ourselves. We care for, and support and respect one another, beginning again and learning every day. Our Design Principles: Create Magical Moments Guide the Journey Personality is Pivotal Always be Earning Trust Sweat the Details Be in Service to People</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_350f14e0-c1b","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft AI","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/principal-product-designer-3/","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Industrial Design","Product Design","Human Computer Interaction","User Experience","Interaction Design","JavaScript","Python"],"x-skills-preferred":["Prototype-level engineering experience","Experience with diving into research and leveraging both qualitative and quantitative signals for design impact","Ability to prompt LLMs, work with generative AI, or a demonstrated curiosity and desire to learn"],"datePosted":"2026-04-24T12:11:50.326Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mountain View"}},"employmentType":"FULL_TIME","occupationalCategory":"Design","industry":"Technology","skills":"Industrial Design, Product Design, Human Computer Interaction, User Experience, Interaction Design, JavaScript, Python, Prototype-level engineering experience, Experience with diving into research and leveraging both qualitative and quantitative signals for design impact, Ability to prompt LLMs, work with generative AI, or a demonstrated curiosity and desire to learn"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7edf2d99-2f4"},"title":"Principal Product Designer, Health AI","description":"<p>At Microsoft AI, we are inventing an AI Companion for everyone – an AI designed with real personality and emotional intelligence that’s always in your corner. Defined by effortless communication, extraordinary capabilities, and a new level of connection and support, we want Copilot to define the next wave of technology.</p>\n<p>This is a rare opportunity to be a part of a team crafting something that challenges everything we know about software and consumer products. At Microsoft AI, our Health team is on a mission to help millions of users better understand and proactively manage their health and wellbeing. We’re responsible for ensuring that Microsoft AI’s models and services are useful, trusted and safe across diverse customer health journeys.</p>\n<p>We’re on the lookout for a talented and passionate Principal Product Designer to deliver end-to-end experiences for our health AI product, crafting world-class products that empower users and promote positive health outcomes.</p>\n<p>Key responsibilities:</p>\n<p>Ship world-class AI applications that delight consumers with an emphasis on craft, quality, trust, and positive user and societal impact</p>\n<p>Own an entire product area and be responsible for understanding user needs and behaviors, defining product requirements, managing end-to-end product development, launches and iterations</p>\n<p>Cross-functional communication and dependency management, scoping and scheduling, and seeing through implementation by collaborating with engineering through the finish line</p>\n<p>Find your own path to get things done despite roadblocks to get your work into the hands of users quickly and iteratively</p>\n<p>Set the bar for excellence and quality</p>\n<p>Enjoy working in a fast-paced, design-driven, product development cycle</p>\n<p>Translate business goals into strategy, user experience and technical requirements in close collaboration with UX designers and AI model training teams</p>\n<p>Define goals and performance indicators, set up and oversee experiments, measure success with data and research</p>\n<p>Collaborate effectively and communicate clearly with cross-functional teams, including product managers, designers, and other engineers, to build exceptional consumer-grade applications</p>\n<p>Required Qualifications:</p>\n<p>Bachelor’s Degree in Industrial Design, Product Design, Human Computer Interaction, User Experience, Interaction Design, or related field AND experience working in product or service design OR equivalent experience (e.g., demonstrated experience working in product or service design or using design thinking to solve problems)</p>\n<p>Ability to collaborate effectively with engineering to ensure details make it to the hands of the user</p>\n<p>Experience that demonstrates proven ability to advocate for design thinking, influence design outcomes, discover problems and tackle them in fast-paced and ambiguous environments</p>\n<p>Proven ability to collaborate and contribute to a positive, inclusive work environment, fostering knowledge sharing and growth within the team</p>\n<p>Ability to own your work in a fast-paced. start-up like environment, manage multiple priorities, and adapt to ever-changing requirements and deadlines</p>\n<p>A portfolio or work samples that demonstrate shipping world class consumer products from vision through launch</p>\n<p>Preferred Qualifications:</p>\n<p>Proven track record of setting design vision for innovative products that require bold thinking and risk taking</p>\n<p>Ability to break large bodies of work into a phased execution plan, and lead a cross-functional team from idea to polished implementation</p>\n<p>Experience with diving into research and leveraging both qualitative and quantitative signals for design impact</p>\n<p>Experience prompting LLMs, working with generative AI, or a demonstrated curiosity and desire to learn</p>\n<p>Not required, but familiarity with the healthcare space is a plus!</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7edf2d99-2f4","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft AI","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/principal-product-designer-health-ai/","x-work-arrangement":null,"x-experience-level":null,"x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Industrial Design","Product Design","Human Computer Interaction","User Experience","Interaction Design","AI Companion","Generative AI","LLMs","Copilot","Health AI","User Needs","User Behaviors","Product Requirements","End-to-End Development","Launches","Iterations","Cross-Functional Communication","Dependency Management","Scoping","Scheduling","Implementation","Engineering","UX Designers","AI Model Training Teams","Data Research","Consumer-Grade Applications","Design Thinking","Influence Design Outcomes","Problem-Solving","Fast-Paced Environments","Ambiguous Environments","Positive Work Environment","Knowledge Sharing","Growth Within the Team","Start-Up Like Environment","Multiple Priorities","Ever-Changing Requirements","Deadlines","Portfolio","Work Samples","Shipping World Class Products","Vision Through Launch"],"x-skills-preferred":["Setting Design Vision","Bold Thinking","Risk Taking","Phased Execution Plan","Leading Cross-Functional Teams","Research","Qualitative Signals","Quantitative Signals","Design Impact","Prompting LLMs","Working with Generative AI","Curiosity and Desire to Learn","Familiarity with Healthcare Space"],"datePosted":"2026-04-24T12:11:26.696Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"London"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Industrial Design, Product Design, Human Computer Interaction, User Experience, Interaction Design, AI Companion, Generative AI, LLMs, Copilot, Health AI, User Needs, User Behaviors, Product Requirements, End-to-End Development, Launches, Iterations, Cross-Functional Communication, Dependency Management, Scoping, Scheduling, Implementation, Engineering, UX Designers, AI Model Training Teams, Data Research, Consumer-Grade Applications, Design Thinking, Influence Design Outcomes, Problem-Solving, Fast-Paced Environments, Ambiguous Environments, Positive Work Environment, Knowledge Sharing, Growth Within the Team, Start-Up Like Environment, Multiple Priorities, Ever-Changing Requirements, Deadlines, Portfolio, Work Samples, Shipping World Class Products, Vision Through Launch, Setting Design Vision, Bold Thinking, Risk Taking, Phased Execution Plan, Leading Cross-Functional Teams, Research, Qualitative Signals, Quantitative Signals, Design Impact, Prompting LLMs, Working with Generative AI, Curiosity and Desire to Learn, Familiarity with Healthcare Space"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_f863c53d-b02"},"title":"Principal Applied Scientist","description":"<p>We are seeking a Principal Applied Scientist to lead the next generation of click-through-rate (CTR) for Microsoft Advertising. This is a high-impact role responsible for advancing large-scale ranking models that power Microsoft Advertising, generating billions of impressions and revenue-critical decisions daily.</p>\n<p>You will combine deep machine learning expertise, solid engineering execution, and business intuition to modernize our prediction stack, drive model innovation, and mentor a growing team of scientists and engineers. This role is ideal for someone who thrives in complex, high-scale systems, who brings thought leadership to ML strategy, and who raises the bar for engineering rigor, curiosity, and business-driven decision making across the team.</p>\n<p>Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.</p>\n<p>Responsibilities:</p>\n<p>ML / Modeling Leadership</p>\n<ul>\n<li>Lead the end-to-end development of large-scale CTR and other user response signal models for Search and Display ads.</li>\n</ul>\n<ul>\n<li>Design, prototype, and ship cutting-edge ML architectures (deep models, multi-task, transformer-based, LLM-assisted, multimodal).</li>\n</ul>\n<ul>\n<li>Define long-term modeling strategy and roadmap with clear business impact.</li>\n</ul>\n<p>Technical &amp; Engineering Execution</p>\n<ul>\n<li>Modernize our current modeling pipelines, addressing critical technical debt in data flows, training pipelines, and inference systems.</li>\n</ul>\n<ul>\n<li>Partner closely with engineering teams to improve reliability, monitoring, and performance of distributed training and online serving.</li>\n</ul>\n<ul>\n<li>Introduce best practices for experiment design, ablations, feature validation, and productionization.</li>\n</ul>\n<p>Business &amp; Product Impact</p>\n<ul>\n<li>Work with PMs, monetization teams, and auction experts to translate business needs into modeling goals.</li>\n</ul>\n<ul>\n<li>Own model performance holistically: quality, stability, latency, and revenue impact.</li>\n</ul>\n<ul>\n<li>Develop frameworks to better understand advertiser value, user behavior, and marketplace dynamics.</li>\n</ul>\n<p>Leadership &amp; Mentorship</p>\n<ul>\n<li>Mentor and up-level applied scientists and ML engineers across the organization.</li>\n</ul>\n<ul>\n<li>Drive a culture of curiosity, deep system understanding, and high-quality scientific reasoning.</li>\n</ul>\n<ul>\n<li>Improve collaboration norms, documentation quality, and cross-team alignment.</li>\n</ul>\n<p>Innovation &amp; Tooling</p>\n<ul>\n<li>Leverage and influence LLM-based tooling (e.g., agents, copilots) to improve team productivity and model development velocity.</li>\n</ul>\n<ul>\n<li>Identify opportunities to incorporate new modeling signals, architectures, or evaluation metrics.</li>\n</ul>\n<p>Qualifications</p>\n<ul>\n<li>Bachelor’s Degree in Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, or related field AND 6+ years related experience (e.g., statistics, predictive analytics, research)</li>\n</ul>\n<ul>\n<li>Master’s Degree in Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, or related field AND 4+ years related experience (e.g., statistics, predictive analytics, research)</li>\n</ul>\n<ul>\n<li>Doctorate in Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, or related field AND 3+ years related experience (e.g., statistics, predictive analytics, research)</li>\n</ul>\n<ul>\n<li>Equivalent experience.</li>\n</ul>\n<p>Additional or preferred qualifications:</p>\n<ul>\n<li>Master’s Degree in Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, or related field AND 9+ years related experience (e.g., statistics, predictive analytics, research)</li>\n</ul>\n<ul>\n<li>Doctorate in Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, or related field AND 6+ years related experience (e.g., statistics, predictive analytics, research)</li>\n</ul>\n<ul>\n<li>Equivalent experience.</li>\n</ul>\n<ul>\n<li>5+ years experience creating publications (e.g., patents, libraries, peer-reviewed academic papers).</li>\n</ul>\n<ul>\n<li>2+ years experience presenting at conferences or other events in the outside research/industry community as an invited speaker.</li>\n</ul>\n<ul>\n<li>5+ years experience conducting research as part of a research program (in academic or industry settings).</li>\n</ul>\n<ul>\n<li>3+ years experience developing and deploying live production systems, as part of a product team.</li>\n</ul>\n<ul>\n<li>3+ years experience developing and deploying products or systems at multiple points in the product cycle from ideation to shipping.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_f863c53d-b02","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/principal-applied-scientist-42/","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$139,900 - $274,800 per year","x-skills-required":["Statistics","Econometrics","Computer Science","Electrical or Computer Engineering","Machine Learning","Deep Learning","Transformer-based models","LLM-assisted models","Multimodal models","Experiment design","Ablations","Feature validation","Productionization"],"x-skills-preferred":["Leverage and influence LLM-based tooling","Identify opportunities to incorporate new modeling signals","Architectures or evaluation metrics"],"datePosted":"2026-04-24T12:11:25.284Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mountain View"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, Machine Learning, Deep Learning, Transformer-based models, LLM-assisted models, Multimodal models, Experiment design, Ablations, Feature validation, Productionization, Leverage and influence LLM-based tooling, Identify opportunities to incorporate new modeling signals, Architectures or evaluation metrics","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":139900,"maxValue":274800,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7a38b2e0-5ff"},"title":"Member of Technical Staff - Technical Program Manager","description":"<p>Copilot is evolving into an agentic system that can plan, reason, and execute actions across tools, data, and services. Securing such a system cannot rely on static controls, offline review, or policy-only enforcement. It requires runtime defenses that adapt to intent, behavior, and context as the system operates.</p>\n<p>Copilot Security and Privacy is responsible for building these defenses directly into Copilot. Our work focuses on new security primitives for agentic AI, including runtime misuse detection, adaptive guardrails, containment and isolation mechanisms, and feedback-driven control systems informed by offensive security research.</p>\n<p>We are hiring a Principal Technical Program Manager (TPM) to own the end-to-end delivery of these capabilities. This is a deeply technical execution role for someone who can operate at the boundary of security engineering, AI research, and platform systems,turning ambiguous threat models into shippable, operable defenses deployed in a globally scaled AI product.</p>\n<p>This role is not about process, governance, or coordination. The TPM is accountable for making complex systems land in production, under real-world adversarial pressure. Most security roles protect systems after they exist. This role helps define how agentic AI systems defend themselves while they operate.</p>\n<p>You will shape how Copilot detects misuse, enforces boundaries, and recovers safely in real time,working directly on the mechanisms that make autonomy deployable at global scale. The impact is immediate, technical, and measurable in production behavior.</p>\n<p>If you want to operate where AI systems, security engineering, and execution reality intersect, this role offers that surface area,without turning you into a policy owner or process layer.</p>\n<p>Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.</p>\n<p>Starting January 26, 2026, Microsoft AI (MAI) employees who live within a 50-mile commute of a designated Microsoft office in the U.S. or 25-mile commute of a non-U.S., country-specific location are expected to work from the office at least four days per week. This expectation is subject to local law and may vary by jurisdiction.</p>\n<p>Responsibilities:</p>\n<p>Own Delivery of In-Product AI Threat Defenses</p>\n<p>Lead execution of runtime threat defense capabilities embedded directly into Copilot execution paths, not layered on externally.</p>\n<p>Drive delivery of detection, prevention, and containment mechanisms that operate synchronously and adaptively as agents reason and act.</p>\n<p>Ensure defenses are designed as control systems with clear signals, enforcement points, and feedback loops.</p>\n<p>Translate Threat Models into Executable Systems</p>\n<p>Take emerging and ambiguous agentic AI threat models,including misuse, escalation, and information-flow risks,and convert them into concrete engineering plans.</p>\n<p>Partner with security engineers and researchers to translate offensive security insights and red-team findings into production features.</p>\n<p>Make judgment calls about enforcement boundaries, degradation strategies, and isolation guarantees.</p>\n<p>Drive Cross-Cutting Technical Execution</p>\n<p>Coordinate delivery across security engineering, AI research, platform/runtime teams, and Copilot product surfaces.</p>\n<p>Own dependency management, sequencing, and delivery risk for systems that are tightly coupled and cannot be built independently.</p>\n<p>Resolve technical and organizational tradeoffs where ownership boundaries are unclear and failure modes are novel.</p>\n<p>Ensure Operability at Runtime</p>\n<p>Define what “working” means for threat defenses: detection quality, false-positive tolerance, performance impact, and blast-radius containment.</p>\n<p>Ensure defenses are measurable, testable, and observable in production.</p>\n<p>Lead learning loops from live incidents, near-misses, and adversarial testing back into system design.</p>\n<p>Qualifications:</p>\n<p>Required Qualifications:</p>\n<p>Bachelor’s Degree AND 6+ years experience in engineering, product/technical program management, data analysis, or product development OR equivalent experience.</p>\n<p>3+ years of experience managing cross-functional and/or cross-team projects.</p>\n<p>Preferred Qualifications:</p>\n<p>Bachelor’s Degree AND 12+ years experience engineering, product/technical program management, data analysis, or product development OR equivalent experience.</p>\n<p>Proven ability to lead execution in high-ambiguity environments where requirements, threats, and system behavior evolve rapidly.</p>\n<p>Solid systems thinking: ability to reason about execution paths, failure modes, and adversarial behavior.</p>\n<p>Track record of making sound technical tradeoffs and shipping durable solutions without relying on heavy process.</p>\n<p>Background in security engineering, distributed systems, applied research, or ML systems prior to or alongside TPM work.</p>\n<p>Experience delivering runtime detection, abuse prevention, or adaptive enforcement systems.</p>\n<p>Familiarity with agentic AI systems, LLM-based products, or non-deterministic execution environments.</p>\n<p>Experience partnering closely with offensive security or red-team functions.</p>\n<p>Demonstrated ability to translate research, prototypes, or threat models into production-grade systems.</p>\n<p>Solid analytical skills, including working with telemetry, signals, and feedback loops.</p>\n<p>#MicrosoftAI #MAIDPS</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7a38b2e0-5ff","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/member-of-technical-staff-technical-program-manager-5/","x-work-arrangement":"hybrid","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"The typical base pay range for this role across the U.S. is USD $139,900 – $274,800 per year.","x-skills-required":["security engineering","agentic AI","runtime misuse detection","adaptive guardrails","containment and isolation mechanisms","feedback-driven control systems","offensive security research","cross-functional project management","cross-team project management","distributed systems","applied research","ML systems","runtime detection","abuse prevention","adaptive enforcement systems","agentic AI systems","LLM-based products","non-deterministic execution environments","offensive security","red-team functions","production-grade systems","telemetry","signals","feedback loops"],"x-skills-preferred":[],"datePosted":"2026-04-24T12:11:04.135Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mountain View"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"security engineering, agentic AI, runtime misuse detection, adaptive guardrails, containment and isolation mechanisms, feedback-driven control systems, offensive security research, cross-functional project management, cross-team project management, distributed systems, applied research, ML systems, runtime detection, abuse prevention, adaptive enforcement systems, agentic AI systems, LLM-based products, non-deterministic execution environments, offensive security, red-team functions, production-grade systems, telemetry, signals, feedback loops","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":139900,"maxValue":274800,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_acd79b88-056"},"title":"Member of Technical Staff - Technical Program Manager","description":"<p>Copilot is evolving into an agentic system that can plan, reason, and execute actions across tools, data, and services. Securing such a system cannot rely on static controls, offline review, or policy-only enforcement. It requires runtime defenses that adapt to intent, behavior, and context as the system operates.</p>\n<p>Copilot Security and Privacy is responsible for building these defenses directly into Copilot. Our work focuses on new security primitives for agentic AI, including runtime misuse detection, adaptive guardrails, containment and isolation mechanisms, and feedback-driven control systems informed by offensive security research.</p>\n<p>We are hiring a Principal Technical Program Manager (TPM) to own the end-to-end delivery of these capabilities. This is a deeply technical execution role for someone who can operate at the boundary of security engineering, AI research, and platform systems,turning ambiguous threat models into shippable, operable defenses deployed in a globally scaled AI product.</p>\n<p>This role is not about process, governance, or coordination. The TPM is accountable for making complex systems land in production, under real-world adversarial pressure. Most security roles protect systems after they exist. This role helps define how agentic AI systems defend themselves while they operate.</p>\n<p>You will shape how Copilot detects misuse, enforces boundaries, and recovers safely in real time,working directly on the mechanisms that make autonomy deployable at global scale. The impact is immediate, technical, and measurable in production behavior.</p>\n<p>If you want to operate where AI systems, security engineering, and execution reality intersect, this role offers that surface area,without turning you into a policy owner or process layer.</p>\n<p>Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.</p>\n<p>Starting January 26, 2026, Microsoft AI (MAI) employees who live within a 50-mile commute of a designated Microsoft office in the U.S. or 25-mile commute of a non-U.S., country-specific location are expected to work from the office at least four days per week. This expectation is subject to local law and may vary by jurisdiction.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_acd79b88-056","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/member-of-technical-staff-technical-program-manager-6/","x-work-arrangement":"hybrid","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"$139,900 - $274,800 per year","x-skills-required":["security engineering","distributed systems","applied research","ML systems","runtime detection","abuse prevention","adaptive enforcement systems","agentic AI systems","LLM-based products","non-deterministic execution environments"],"x-skills-preferred":["offensive security","red-team functions","research","prototypes","threat models","production-grade systems","telemetry","signals","feedback loops"],"datePosted":"2026-04-24T12:10:54.309Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"New York"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"security engineering, distributed systems, applied research, ML systems, runtime detection, abuse prevention, adaptive enforcement systems, agentic AI systems, LLM-based products, non-deterministic execution environments, offensive security, red-team functions, research, prototypes, threat models, production-grade systems, telemetry, signals, feedback loops","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":139900,"maxValue":274800,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cd9adbf8-d96"},"title":"Werkstudent (m/w/d) Modellbasierte Analyse Fahrzeugbremsen","description":"<p>As a Werkstudent (part-time student assistant) at Porsche, you will support the analysis and evaluation of brake pad friction behavior. Your tasks will include working on model-based approaches to determine friction values, supporting the investigation of suitable physical models, filter, and observer concepts, and assisting in the simulation, evaluation, and preparation of technical results. You will also contribute to documentation and conceptual development.</p>\n<p>To be successful in this role, you should have a strong background in vehicle technology, mechanical engineering, mechatronics, electrical engineering, or a related field. You should also have basic knowledge of system modeling, control engineering, or signal processing. Analytical, structured, and independent work habits are essential, as well as an interest in technical and scientific questions. Additionally, you should have experience with model building and system analysis, as well as knowledge of regulation and observer theory (foundations).</p>\n<p>As a part-time student assistant, you will work approximately 20 hours per week during the semester. You will be integrated into our team and contribute to the development of innovative solutions. We offer a dynamic and supportive work environment, with opportunities for professional growth and development.</p>\n<p>If you are a motivated and detail-oriented individual with a passion for technical work, we encourage you to apply for this exciting opportunity.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cd9adbf8-d96","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Dr. Ing. h.c. F. Porsche AG","sameAs":"https://jobs.porsche.com","logo":"https://logos.yubhub.co/jobs.porsche.com.png"},"x-apply-url":"https://jobs.porsche.com/index.php?ac=jobad&id=20463","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"part-time","x-salary-range":null,"x-skills-required":["System modeling","Control engineering","Signal processing","Model building","System analysis","Regulation theory","Observer theory"],"x-skills-preferred":[],"datePosted":"2026-04-22T17:31:13.496Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Weissach"}},"employmentType":"PART_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"System modeling, Control engineering, Signal processing, Model building, System analysis, Regulation theory, Observer theory"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_392985a5-87b"},"title":"Bachelorarbeit Modellbasierte Analyse zur Erfassung und Bewertung des Reibwertverhaltens von Fahrzeugbremsen","description":"<p>The goal of this thesis is to scientifically investigate a model-based approach to evaluating the friction behavior of vehicle brakes.</p>\n<p>The thesis involves examining the following aspects:</p>\n<ul>\n<li>Which physical quantities are suitable for drawing conclusions about the friction behavior?</li>\n<li>To what extent are filter and observer approaches theoretically suitable?</li>\n<li>What disturbance and influencing factors limit the validity of such procedures?</li>\n</ul>\n<p>The thesis includes:</p>\n<ul>\n<li>Research and categorization of the state of the art in friction evaluation and model-based system analysis</li>\n<li>Derivation of a simplified physical model for friction calculation</li>\n<li>Investigation of suitable filter and observer concepts from a control engineering perspective</li>\n<li>Qualitative evaluation of the results using simulation</li>\n<li>Discussion of the findings and derivation of conclusions for possible further development at the conceptual level</li>\n</ul>\n<p>The concrete methodological design will be carried out in the course of the work in close coordination with the academic supervisor.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_392985a5-87b","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Dr. Ing. h.c. F. Porsche AG","sameAs":"https://jobs.porsche.com","logo":"https://logos.yubhub.co/jobs.porsche.com.png"},"x-apply-url":"https://jobs.porsche.com/index.php?ac=jobad&id=20240","x-work-arrangement":"onsite","x-experience-level":null,"x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Fahrzeugdynamik","Systemmodellierung","Regelungs- und Systemtheorie","Signalverarbeitung","Matlab/Simulink"],"x-skills-preferred":["Analytische und selbstständige Arbeitsweise","Interesse an wissenschaftlicher Methodik","Gute Deutsch- und Englischkenntnisse"],"datePosted":"2026-04-22T17:30:28.970Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Weissach"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Fahrzeugdynamik, Systemmodellierung, Regelungs- und Systemtheorie, Signalverarbeitung, Matlab/Simulink, Analytische und selbstständige Arbeitsweise, Interesse an wissenschaftlicher Methodik, Gute Deutsch- und Englischkenntnisse"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c79ae434-27a"},"title":"Senior HILS Application Engineer I","description":"<p><strong>What Makes a Honda, is Who makes a Honda</strong></p>\n<p>Honda has a clear vision for the future, and it’s a joyful one. We are looking for individuals with the skills, courage, persistence, and dreams that will help us reach our future-focused goals. At our core is innovation. Honda is constantly innovating and developing solutions to drive our business with record success.</p>\n<p>We are looking for qualified individuals with diverse backgrounds, experiences, continuous improvement values, and a strong work ethic to join our team.</p>\n<p>If your goals and values align with Honda’s, we want you to join our team to Bring the Future!</p>\n<p><strong>JOB PURPOSE:</strong></p>\n<p>The HILS Application Engineer III is responsible for the design, assembly, validation, and test deployment of HILS (Hardware-in-the-Loop Simulation) systems to support vehicle embedded software development.</p>\n<p><strong>KEY ACCOUNTABILITIES:</strong></p>\n<p>Creates and maintains software validation test plans to ensure complete coverage of test requirements by a given project development milestone. Responsible for the complete design of a HIL Simulator which includes simulator hardware selection, plant model specification and programming, I/O channel selection, and simulator/controller harness design. Prepares test automation scripts to meet testing requirements from the system function team. Accurately reports test results and conditions so that correct system judgments may be made. Documents test conduct and results, problems and resolutions and results of investigations in an established database. Coordinates the strategy to design, purchase, and deploy new HILS systems with the Global Engineering Center and System Suppliers Collects, implements, and maintains prototype control software and physical system models from related function groups.</p>\n<p><strong>QUALIFICATIONS, EXPERIENCE, &amp; SKILLS:</strong></p>\n<p><strong>Minimum Educational Qualifications:</strong></p>\n<p>A Bachelor&#39;s or equivalent degree / diploma in Mathematics / Computer Science / Electrical or Electronics Engineering or, Software Engineering or equivalent relevant work experience.</p>\n<p><strong>Minimum work experience:</strong></p>\n<p>3 or more years of relevant experience in the industry.</p>\n<p><strong>Required qualifying skills:</strong></p>\n<p>Must have strong demonstrable skills in Matlab / Simulink, in the control field. Working knowledge of embedded control (real-time), simulators and software. Acceptable platforms are dSPACE, National Instruments, Vector, and/or OEM Proprietary Tools A working knowledge of electrical and signal measurement tools and software. Working knowledge of vehicle systems and networks. Python programming skills.</p>\n<p><strong>Other Job-Specific Skills:</strong></p>\n<p>Strong quantitative/analytical problem-solving skills are required. Working knowledge of system modelling using CAE (Computer Aided Engineering) and analysis Ability to work effectively with team members and with peers across the organization. Decision-making skills, able to make sound decisions on mildly complex matters. Ability to multi-task and work with minimal supervision. Effective communication skills (written, verbal and presentation) Ability to manage time effectively and productively Can clarify and confirm understanding with Team Leaders and staff</p>\n<p><strong>Workstyle:</strong></p>\n<p>Must be able to work onsite at our Auto Development Center (ADC), in Raymond, OH. One remote workday a week may be possible with prior departmental approval.</p>\n<p><strong>What differentiates Honda and make us an employer of choice?</strong></p>\n<p><strong>Total Rewards:</strong></p>\n<p>Competitive Base Salary (pay will be based on several variables that include, but not limited to geographic location, work experience, etc.) Paid Overtime Regional Bonus (when applicable) Industry-leading Benefit Plans (Medical, Dental, Vision, Rx) Paid time off, including vacation, holidays, shutdown Company Paid Short-Term and Long-Term Disability 401K Plan with company match + additional contribution Relocation assistance (if eligible)</p>\n<p><strong>Career Growth:</strong></p>\n<p>Advancement Opportunities Career Mobility Education Reimbursement for Continued Learning Training and Development programs</p>\n<p><strong>Additional Offerings:</strong></p>\n<p>Tuition Assistance &amp; Student Loan Repayment Lifestyle Account Childcare Reimbursement Account Elder Care Support Wellbeing Program Community Service and Engagement Programs Product Programs</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_c79ae434-27a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Honda","sameAs":"https://careers.honda.com","logo":"https://logos.yubhub.co/careers.honda.com.png"},"x-apply-url":"https://careers.honda.com/us/en/job/10676/Senior-HILS-Application-Engineer-I","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$82,800.00 - $103,500.00","x-skills-required":["Matlab","Simulink","Embedded control","Real-time","Simulators","Software","dSPACE","National Instruments","Vector","OEM Proprietary Tools","Electrical and signal measurement tools","Vehicle systems","Networks","Python"],"x-skills-preferred":[],"datePosted":"2026-04-22T17:25:01.400Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Raymond"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"Matlab, Simulink, Embedded control, Real-time, Simulators, Software, dSPACE, National Instruments, Vector, OEM Proprietary Tools, Electrical and signal measurement tools, Vehicle systems, Networks, Python","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":82800,"maxValue":103500,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_648f4814-708"},"title":"Senior Software Engineer, Machine Learning (Commerce)","description":"<p>We are looking for a Senior Machine Learning Engineer to join our Revenue ML team at Discord. This role sits at the intersection of Discord&#39;s two most strategic revenue pillars , our growing 1P Shop and our newly launched Game Commerce platform. You&#39;ll be the founding ML voice for commerce discovery and personalization, building systems from the ground up that power recommendations, social commerce mechanics, and marketing targeting across both first-party and third-party storefronts.</p>\n<p>Your responsibilities will include:</p>\n<p>Architecting and owning the ML foundations for commerce discovery: user, item, and interaction embeddings that power personalized recommendations across shop surfaces (homepage, cart, post-purchase, wishlist, and more).</p>\n<p>Designing and deploying scalable real-time recommendation and ranking systems that support a growing catalog of 1P and 3P items across heterogeneous game publisher inventories.</p>\n<p>Building ML-powered marketing targeting systems that identify the right users for the right campaigns , new buyer discounts, drop campaigns, weekly deals, and seasonal promotions , driving conversion without conditioning users to wait for discounts.</p>\n<p>Leveraging Discord&#39;s unique social graph to build social commerce ML: gifting recipient prediction, group buying conversion modeling, and friend-group recommendations that differentiate Discord from traditional game storefronts.</p>\n<p>Driving deep learning A/B testing infrastructure and model monitoring to translate experimentation results into actionable product decisions.</p>\n<p>Partnering closely with Shop, Game Commerce, Revenue Infra, ML Infra, and Data Engineering teams to define ML requirements, surface integration points, and influence the commerce roadmap.</p>\n<p>To be successful in this role, you will need:</p>\n<p>4+ years of experience as a Machine Learning Engineer, with a track record of owning and shipping recommendation or personalization systems end-to-end.</p>\n<p>Deep expertise in applied deep learning , particularly embedding models, two-tower architectures, and retrieval/ranking systems for e-commerce or content recommendation.</p>\n<p>Strong proficiency in Python and deep learning frameworks (PyTorch preferred).</p>\n<p>Experience building and operating real-time ML serving infrastructure at scale, including feature stores, model serving, and A/B testing frameworks.</p>\n<p>Demonstrated ability to work in early-stage, high-ambiguity environments and build ML systems from the ground up, not just improve existing ones.</p>\n<p>Experience translating ML evaluation metrics and experiment results into product roadmap decisions and business impact.</p>\n<p>Strong cross-functional instincts , you&#39;re comfortable partnering with product, engineering, data science, and business stakeholders to align on priorities and drive execution.</p>\n<p>Bonus skills include experience applying graph ML or social network signals (social affinities, community behavior) to recommendation or personalization problems, familiarity with personalized marketing systems: lifecycle targeting, audience segmentation, and campaign optimization, and familiarity with loyalty, rewards, or incentive programs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_648f4814-708","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Discord","sameAs":"https://discord.com/","logo":"https://logos.yubhub.co/discord.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/discord/jobs/8438033002","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$220,000 to $247,500 + equity + benefits","x-skills-required":["Machine Learning","Deep Learning","Python","PyTorch","Real-time ML serving infrastructure","Feature stores","Model serving","A/B testing frameworks"],"x-skills-preferred":["Graph ML","Social network signals","Personalized marketing systems","Loyalty, rewards, or incentive programs"],"datePosted":"2026-04-18T15:58:06.284Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco Bay Area"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Machine Learning, Deep Learning, Python, PyTorch, Real-time ML serving infrastructure, Feature stores, Model serving, A/B testing frameworks, Graph ML, Social network signals, Personalized marketing systems, Loyalty, rewards, or incentive programs","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":220000,"maxValue":247500,"unitText":"YEAR"}}}]}