Sr Staff Application Engineer - VCS Simulation · Synopsys

Sun, 05 Apr 2026 13:20:36 GMT
Engineering

Synopsys · Noida

Job Summary

As a Sr Staff Application Engineer - VCS Simulation, you will be responsible for leading customer deployments of VCS simulation technology, working closely with field teams and R&D to ensure successful adoption and integration.

Responsibilities

Lead customer deployments of VCS simulation technology, working closely with field teams and R&D to ensure successful adoption and integration.

Diagnose and troubleshoot complex technical issues in verification flows, utilizing deep product knowledge and analytical skills.

Collaborate with global domain experts to gather requirements and contribute to the development of a robust product roadmap.

Drive competitive engagements by demonstrating Synopsys VCS advantages and supporting customers in benchmarking scenarios.

Provide technical expertise in HDL/HVL methodologies, including UVM, SVA, and simulation debugging.

Interface directly with customers, product validation, and R&D teams to propose solutions and suggest improvements in implementation and validation processes.

Develop and optimize scripts (Perl, TCL, Shell, Make) to enhance productivity and workflow automation.

The Impact You Will Have

Enable customers to accelerate their verification cycles and achieve first-pass silicon success through expert support and deployment of VCS simulation technology.

Drive innovation in verification methodologies by integrating advanced features and AI-driven productivity tools.

Enhance Synopsys' product offerings by providing actionable feedback from customer engagements and competitive benchmarking.

Facilitate seamless collaboration across global teams, ensuring consistent delivery of high-quality solutions.

Support the continuous improvement of VCS and related technologies through proactive problem-solving and technical leadership.

Contribute to the growth of Synopsys' leadership in EDA by empowering customers to leverage the full capabilities of verification platforms.

What You’ll Need

Bachelor’s degree in Electronics with 7+ years or Master’s degree in Electronics with 5+ years of experience.

Proficiency in verification technologies, including simulation, UVM, SVA, and LRM.

Strong expertise in HDL languages (Verilog, VHDL, SystemVerilog) and digital design fundamentals.

Proven experience in debugging simulation mismatches and verification flows.

Advanced scripting skills (Perl, TCL, Make, Shell) and working knowledge of UNIX environments.

Exposure to Synopsys EDA tools such as SpyGlass, VC SpyGlass, Verdi is a plus.

Who You Are

Excellent written and oral communication skills, comfortable interfacing with global teams and customers.

Collaborative team player with a proactive and innovative mindset.

Detail-oriented and organized, able to manage multiple tasks and priorities.

Motivated self-starter with strong problem-solving abilities.

Adaptable and open to travel, eager to learn and grow in a fast-paced environment.

The Team You’ll Be A Part Of

You will join a dynamic and diverse team of applications engineers dedicated to solving the most challenging problems in the verification domain. Our team works at the intersection of technology development, customer engagement, and product innovation, collaborating with experts across field, R&D, and product validation globally. We foster a culture of continuous learning, open communication, and mutual support, ensuring every member can make a meaningful impact and grow professionally.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.