{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/rtla"},"x-facet":{"type":"skill","slug":"rtla","display":"Rtla","count":3},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_37b05d17-e65"},"title":"Applications Engineering, Staff Engineer","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 700 open roles</p>\n<p><strong>Innovation Starts Here</strong></p>\n<p>Find Jobs For</p>\n<p>Where?When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.</p>\n<p><strong>Applications Engineering, Staff Engineer</strong></p>\n<p>Seongnam-si, Gyeonggi-do, South Korea</p>\n<p>Save</p>\n<p><strong>Hire Type</strong> Employee<strong>Job ID</strong> 17125<strong>Date posted</strong> 04/23/2026</p>\n<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p>You Are:</p>\n<p>You are a highly motivated Staff Engagement Applications Engineer with over 6~ 8 years of hands-on experience in synthesis or formal verification for Tape out project. Your technical expertise helps customer to succeedfor most of Tape out projects to our worldwide key customers to accelerate business growth. You thrive in dynamic environments and possess excellent communication skills, including a strong command of English. Your background in EE/CS, coupled with your experience with EDA tools like DC, Formality, RTLA, and Fusion Compiler, makes you an ideal fit for this role.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Providing front-end (Synthesis, Equivalence Check) technical support to field engineers, technicians, and product support personnel.</li>\n</ul>\n<ul>\n<li>Diagnosing, troubleshooting, and debugging complex electro/mechanical equipment, computer systems, and software.</li>\n</ul>\n<ul>\n<li>Collaborating with customers to understand their technical requirements and deliver tailored solutions.</li>\n</ul>\n<ul>\n<li>Conductingtraining sessions and workshops for both customers and internal teams.</li>\n</ul>\n<ul>\n<li>Developing andmaintainingtechnical documentation and support materials.</li>\n</ul>\n<ul>\n<li>Working closely with the development team toidentifyand resolve product issues.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhancing customer satisfaction by deliveringtimelyand effective technical support.</li>\n</ul>\n<ul>\n<li>Contributing to the development and enhancement of Synopsys products.</li>\n</ul>\n<ul>\n<li>Helping customers maximize the value of Synopsys technologies.</li>\n</ul>\n<ul>\n<li>Reducing downtime and increasing the efficiency of customer operations.</li>\n</ul>\n<ul>\n<li>Strengthening customer relationships and building trust in Synopsys.</li>\n</ul>\n<ul>\n<li>Driving continuous improvement in support processes and best practices.</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>Bachelor’s degree orMaster&#39;s degree in Electrical Engineering, Computer Science, or a related field.</li>\n</ul>\n<ul>\n<li>Solid understanding of semiconductor and software technologies.</li>\n</ul>\n<ul>\n<li>Minimum6~8 years of hands-on experience with tape-out project execution.</li>\n</ul>\n<ul>\n<li>Experience in troubleshooting and debugging complex systems.</li>\n</ul>\n<ul>\n<li>Experience with scripting languages likeC/C++,PerlandTcl.</li>\n</ul>\n<ul>\n<li>Strong understanding of ASIC design flow, VLSI, and CAD development.</li>\n</ul>\n<ul>\n<li>Excellent analytical and problem-solving skills.</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Excellent communicator with strong interpersonal skills.</li>\n</ul>\n<ul>\n<li>Detail-oriented and highly organized.</li>\n</ul>\n<ul>\n<li>Proactive and self-motivated.</li>\n</ul>\n<ul>\n<li>Adaptable and able to thrive in a fast-paced environment.</li>\n</ul>\n<ul>\n<li>Collaborative team player with a positive attitude.</li>\n</ul>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You will join a dynamic and innovative team focused on supporting and driving customer success. Our team collaborates closely with customer to drive technological advancements and provide top-tier support to our customers. We are passionate about pushing the boundaries of what&#39;s possible in chip design and software security, and we are looking for like-minded individuals to join us on this exciting journey.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_37b05d17-e65","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-staff-engineer/44408/94315806304","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["EDA tools","DC","Formality","RTLA","Fusion Compiler","ASIC design flow","VLSI","CAD development","C/C++","Perl","Tcl","Electrical Engineering","Computer Science"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:15:22.580Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"EDA tools, DC, Formality, RTLA, Fusion Compiler, ASIC design flow, VLSI, CAD development, C/C++, Perl, Tcl, Electrical Engineering, Computer Science"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_717f4db4-ce2"},"title":"Architect, AI Solutions – Digital IP Methodology & Solutions","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 700 open roles</p>\n<p><strong>Innovation Starts Here</strong></p>\n<p>Find Jobs For</p>\n<p>Where?When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.</p>\n<p><strong>Architect, AI Solutions – Digital IP Methodology &amp; Solutions</strong></p>\n<p>Sunnyvale, California, United States</p>\n<p>Save</p>\n<p><strong>Hire Type</strong> Employee<strong>Job ID</strong> 17037<strong>Base Salary Range</strong> $208000-$312000<strong>Date posted</strong> 04/21/2026</p>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p><strong>You Are:</strong></p>\n<p>You are an accomplished engineer with a passion for physical design and a drive to solve complex challenges in advanced semiconductor technology. With 20+ years of hands-on experience in the complete RTL-to-GDS flow, you thrive on collaborating with customers and internal teams to deliver innovative, high-value solutions. Your expertise spans advanced nodes, synthesis, design planning, and place &amp; route, complemented by a strong command of timing closure, power reduction methodologies, DRC rules, and formal verification. You are adept at leveraging industry-leading EDA tools such as Fusion Compiler, PrimeTime, PrimeClosure, Formality, DSO.ai, FusionAI, ICV, StarRC, and RTLA, and you are well versed with AI/ML applications, building and deploying AI Agents.</p>\n<p>You excel in dynamic, high-performance teams, proactively sharing knowledge and mentoring peers. Your communication skills enable you to translate technical complexities into actionable insights for both customers and colleagues. You are innovative, adaptable, and eager to stay ahead in a fast-evolving domain. Your passion for continuous learning and improvement drives you to explore new methodologies, ensuring customer success and the advancement of Synopsys’ cutting-edge tools.</p>\n<p>Above all, you are motivated by the impact of your work on the semiconductor industry and the broader technology landscape. You are ready to be a technical leader and trusted advisor, shaping the future of physical design and pushing the boundaries of what’s possible.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Engaging directly with Synopsys customers to understand their design goals, challenges, and requirements, building tailored solutions that maximize their productivity and success.</li>\n</ul>\n<ul>\n<li>Demonstrating the unique advantages and capabilities of Synopsys’ industry-leading physical design tools, including Fusion Compiler, PrimeTime, and DSO.ai, through hands-on support and customer enablement activities.</li>\n</ul>\n<ul>\n<li>Collaborating closely with Synopsys R&amp;D and Product Engineering teams to influence tool development, provide feedback from the field, and drive enhancements that address real-world design challenges.</li>\n</ul>\n<ul>\n<li>Delivering technical presentations, workshops, and training sessions to empower customers and internal teams with best practices in synthesis, place &amp; route, timing closure, and power optimization.</li>\n</ul>\n<ul>\n<li>Diagnosing and resolving complex design issues, providing expert guidance on advanced node challenges, DRC closure, ECO flows, and formal verification methodologies.</li>\n</ul>\n<ul>\n<li>Contributing to the productivity and growth of the Application Engineering team by sharing expertise, developing technical collateral, and mentoring junior engineers.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Accelerate customer success by ensuring smooth adoption and optimal use of Synopsys’ physical design solutions across advanced technology nodes.</li>\n</ul>\n<ul>\n<li>Drive innovation in EDA tool development by channeling customer feedback and real-world requirements directly to Synopsys R&amp;D teams.</li>\n</ul>\n<ul>\n<li>Enhance the industry’s most advanced chip design flows, enabling customers to achieve faster time-to-market and higher quality silicon.</li>\n</ul>\n<ul>\n<li>Position Synopsys as a trusted partner and thought leader in physical design, strengthening long-term customer relationships and industry reputation.</li>\n</ul>\n<ul>\n<li>Facilitate knowledge transfer and skill development within the team, raising the overall competency and effectiveness of the Applications Engineering group.</li>\n</ul>\n<ul>\n<li>Contribute to Synopsys’ business growth by showcasing the value and differentiation of Synopsys tools in competitive engagements and benchmark evaluations.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>Bachelor’s and/or Master’s degree in Electrical Engineering or a related field.</li>\n</ul>\n<ul>\n<li>15+ plus years of experience with the complete RTL-to-GDS physical design flow, including advanced nodes.</li>\n</ul>\n<ul>\n<li>Proficiency with industry-standard EDA tools: Fusion Compiler, PrimeTime, PrimeClosure, Formality, DSO.ai, FusionAI, ICV, StarRC, RTLA, and familiarity with Innovus, Genus, Tempus, Quantus, Cerebrus.</li>\n</ul>\n<ul>\n<li>In-depth understanding of synthesis, design planning, place &amp; route, timing closure, power reduction, DRC rules, static timing analysis, and ECO methodologies.</li>\n</ul>\n<ul>\n<li>Experience with LLMs, GPT models, and other generative AI techniques.</li>\n</ul>\n<ul>\n<li>Strong analytical and problem-solving skills, with the ability to diagnose and resolve complex design and tool issues.</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>Innovative, resourceful, and proactive in driving technical solutions and continuous improvement.</li>\n</ul>\n<ul>\n<li>Excellent communicator, able to clearly articulate technical concepts to diverse audiences.</li>\n</ul>\n<ul>\n<li>Collaborative team player who thrives in a fast-paced, cross-functional environment.</li>\n</ul>\n<ul>\n<li>Customer-focused mindset with a passion for delivering exceptional support and building lasting relationships.</li>\n</ul>\n<ul>\n<li>Effective mentor and knowledge sharer, committed to uplifting the team and advancing organizational goals.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_717f4db4-ce2","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/architect-ai-solutions-digital-ip-methodology-and-solutions/44408/94257665776","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$208000-$312000","x-skills-required":["Fusion Compiler","PrimeTime","PrimeClosure","Formality","DSO.ai","FusionAI","ICV","StarRC","RTLA","Innovus","Genus","Tempus","Quantus","Cerebrus","LLMs","GPT models","generative AI techniques"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:14:06.959Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Fusion Compiler, PrimeTime, PrimeClosure, Formality, DSO.ai, FusionAI, ICV, StarRC, RTLA, Innovus, Genus, Tempus, Quantus, Cerebrus, LLMs, GPT models, generative AI techniques","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":208000,"maxValue":312000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_97deabd5-0f0"},"title":"Senior Physical Design Engineer","description":"<p>You are an accomplished engineer with a passion for physical design and a drive to solve complex challenges in advanced semiconductor technology.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Engaging directly with Synopsys customers to understand their design goals, challenges, and requirements, building tailored solutions that maximize their productivity and success.</p>\n<ul>\n<li>Demonstrating the unique advantages and capabilities of Synopsys&#39; industry-leading physical design tools, including Fusion Compiler, PrimeTime, and DSO.ai, through hands-on support and customer enablement activities.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<p>Bachelor&#39;s and/or Master&#39;s degree in Electrical Engineering or a related field.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_97deabd5-0f0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/applications-engineering-sr-staff-engineer-rtl-to-gds-fusion-compiler/44408/89670252864","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$157,000-$235,000","x-skills-required":["8-10 years of experience with the complete RTL-to-GDS physical design flow","Proficiency with industry-standard EDA tools: Fusion Compiler, PrimeTime, PrimeClosure, Formality, DSO.ai, FusionAI, ICV, StarRC, RTLA, and familiarity with Innovus, Genus, Tempus, Quantus, Cerebrus","In-depth understanding of synthesis, design planning, place & route, timing closure, power reduction, DRC rules, static timing analysis, and ECO methodologies"],"x-skills-preferred":["Innovative, resourceful, and proactive in driving technical solutions and continuous improvement.","Excellent communicator, able to clearly articulate technical concepts to diverse audiences."],"datePosted":"2025-12-22T11:58:13.476Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Brackley"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"8-10 years of experience with the complete RTL-to-GDS physical design flow, Proficiency with industry-standard EDA tools: Fusion Compiler, PrimeTime, PrimeClosure, Formality, DSO.ai, FusionAI, ICV, StarRC, RTLA, and familiarity with Innovus, Genus, Tempus, Quantus, Cerebrus, In-depth understanding of synthesis, design planning, place & route, timing closure, power reduction, DRC rules, static timing analysis, and ECO methodologies, Innovative, resourceful, and proactive in driving technical solutions and continuous improvement., Excellent communicator, able to clearly articulate technical concepts to diverse audiences.","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":157000,"maxValue":235000,"unitText":"YEAR"}}}]}