At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou are a dynamic engineer with working experience in RTL implementation, DFT, verification, flow automation and understanding of 3DIC solutions and UCIe protocols. You should have a passion for working with the best of the brains in the industry in developing end-to-end solutions and deploying them at our premier customer base. Your technical excellence and analytical skills, coupled with strong communication and interpersonal skills, make you an asset to any team.
\nKey responsibilities include:
\nWorking closely with a world-class R&D team, you’ll be at the center of developing and bringing an end-to-end solution to our wide variety of customers in the domain of Silicon Lifecycle Management (SLM) and 3DIC technologies.
\nWorking closely with customers, you will bring detailed requirements into the factory to enable R&D for strong, robust, and successful product development.
\nWorking closely with product development team, you will validate an end-to-end solution both internally (before shipment) as well as in customer environment.
\nDriving the deployment and smooth execution of SLM solutions into customers’ projects.
\nEnabling customers to realize the value of silicon health monitoring in the context of 3DIC systems throughout the lifecycle of silicon bring-up, validation, through in-field operations.
\nThe impact you will have includes enhancing Synopsys’ Silicon Lifecycle Management (SLM) and 3DIC solutions’ IP portfolio and end-to-end solution especially in the growing field of multi-die (3DIC) domain, driving the adoption of Synopsys’ SLM and 3DIC solutions at premier customer base worldwide, and influencing the development of next-generation SLM IPs and solutions.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_66c5c8aa-9e8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/solutions-engineering-sr-staff-engineer-dft-verification-product-engineer/44408/92871142528","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["RTL design and verification","D2D and PHY protocols","UCIe and HBM","JTAG IEEE 1149.1","IEEE 1687/1500","BIST/DFT mechanisms","3D-IC/2.5D-IC solutions","IEEE 1838 and UCIe standards","PCIe & USB protocol knowledge","Debugging abilities","Flow automation","Synthesis","Lint, CDC, RDC"],"x-skills-preferred":["GenAI and Agentic AI workflows","Architecture/micro-architecture experience","Understanding of GenAI and Agentic AI workflows"],"datePosted":"2026-04-05T13:21:31.895Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design and verification, D2D and PHY protocols, UCIe and HBM, JTAG IEEE 1149.1, IEEE 1687/1500, BIST/DFT mechanisms, 3D-IC/2.5D-IC solutions, IEEE 1838 and UCIe standards, PCIe & USB protocol knowledge, Debugging abilities, Flow automation, Synthesis, Lint, CDC, RDC, GenAI and Agentic AI workflows, Architecture/micro-architecture experience, Understanding of GenAI and Agentic AI workflows"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8409e0bb-24a"},"title":"RTL Design & Verification Staff Engineer","description":"At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nWe are looking for a passionate, detail-oriented engineer with an insatiable curiosity for technology and its impact on the world. You will thrive in collaborative environments, bringing together diverse perspectives to solve complex challenges. With a strong foundation in RTL design and verification, you will approach every project with a sense of ownership and a commitment to excellence.
\nAs an effective communicator, you will clearly articulate technical concepts to both internal teams and external customers, fostering strong partnerships and driving innovation. You will be adaptable, self-motivated, and resilient in the face of challenges, always seeking opportunities to learn and grow.
\nYour responsibilities will include designing and verifying RTL for advanced Silicon Lifecycle Management (SLM) IPs, including next-generation 3D-IC projects. You will develop comprehensive test cases to ensure robust product functionality and performance. You will collaborate with customers and internal engineering teams to resolve technical issues, including hands-on debugging and root cause analysis.
\nYou will stay current with emerging trends, standards, and best practices in SLM and 3D-IC technologies. You will contribute to the improvement of verification methodologies and automation flows. You will document design specifications, verification plans, and results to ensure transparency and repeatability.
\nYou will participate in code reviews and technical discussions to drive innovation and continuous improvement.
\nThe impact you will have includes accelerating the development of industry-leading SLM IPs that power the world's top technology companies. You will enhance product reliability, performance, and user experience for global semiconductor solutions. You will drive innovation in verification methodologies, setting new standards for efficiency and accuracy.
\nYou will need a BS/MS in Computer Science, Electrical Engineering, or related field. You will have 5+ years of hands-on experience in RTL design and verification. You will be proficient in EDA tools, Verilog, System Verilog, TCL scripting, and Formal Verification methodologies.
\nYou will be an analytical and critical thinker with a detail-oriented approach. You will be an effective communicator, comfortable collaborating across teams and with customers. You will be self-motivated and proactive in seeking solutions and driving projects forward.
\nYou will join a talented and diverse engineering team focused on developing and verifying cutting-edge Silicon Lifecycle Management IPs for next-generation chip solutions.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_8409e0bb-24a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/yerevan/rtl-design-and-verification-staff-engineer/44408/93169652816","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL design and verification","EDA tools","Verilog","System Verilog","TCL scripting","Formal Verification methodologies"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:54.841Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Yerevan"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design and verification, EDA tools, Verilog, System Verilog, TCL scripting, Formal Verification methodologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e40da191-421"},"title":"Staff ASIC Digital Design Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nAs a Staff ASIC Digital Design Engineer, you will be part of our R&D Professional team, specializing in mixed-signal ASIC development and supporting HBM/DDR PHY IP customers. You will work with experts in design, implementation, and verification.
\nKey responsibilities include:
\nCreating and debugging test benches and test cases\nRunning RTL and gate-level simulations\nSupporting application engineers and customers on HBM/DDR PHY topics\nContributing to technical documentation\nDriving product improvements based on customer feedback
\nThe ideal candidate will specialize in one of the following, experience in multiple areas would be a bonus:
\nASIC RTL design and verification experience\nVerilog, PERL, TCL, Python skills\nStatic timing analysis and synthesis knowledge\nSimulation and debugging abilities\nHBM/DDR protocol experience is an asset
\nWe offer a comprehensive range of health, wellness, and financial benefits. Your recruiter will share more details about salary and perks during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_e40da191-421","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/kanata/staff-asic-digital-design-engineer-15996/44408/93015824864","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["ASIC RTL design and verification experience","Verilog, PERL, TCL, Python skills","Static timing analysis and synthesis knowledge","Simulation and debugging abilities","HBM/DDR protocol experience"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:45.947Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Kanata"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC RTL design and verification experience, Verilog, PERL, TCL, Python skills, Static timing analysis and synthesis knowledge, Simulation and debugging abilities, HBM/DDR protocol experience"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_05702639-4e7"},"title":"ASIC Digital IP Design/Verification, Architect","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines.
\nYou Are:
\nAn experienced and visionary ASIC Digital Verification Architect, who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in verification methodologies, and you thrive in an environment where you can influence and implement strategic goals. Your background includes a comprehensive understanding of HBM or PCIe/CXL and its applications. You are a proactive problem solver, capable of working with minimal oversight, and you excel in communicating complex technical concepts to a diverse audience.
\nWhat You'll Be Doing:
\nThe Impact You Will Have:
\nWhat You'll Need:
\nWho You Are:
\nThe Team You'll Be A Part Of:
\nYou will join a dynamic and innovative team focused on advancing Synopsys' verification technologies. Our team is dedicated to excellence, collaboration, and continuous improvement. We work closely with various departments to ensure the successful integration and performance of our solutions. Together, we drive the future of semiconductor technology and make a significant impact on the industry.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nBenefits:
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_05702639-4e7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/reading/asic-digital-ip-design-verification-architect/44408/91458064928","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC RTL design and verification","HBM or PCIe protocols and their applications","Advanced verification tools and methodologies","Strong problem-solving skills","Excellent communication skills"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:07.811Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Reading"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC RTL design and verification, HBM or PCIe protocols and their applications, Advanced verification tools and methodologies, Strong problem-solving skills, Excellent communication skills"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6d8de738-1a7"},"title":"Staff Hardware Engineer","description":"We are seeking a skilled Staff Hardware Engineer to join our team in Cairo. As a Staff Hardware Engineer, you will be responsible for defining, validating, and enabling complex multi-rack FPGA-based systems to support cutting-edge hardware development. You will develop and optimize RTL code for Xilinx UltraScale, UltraScale+, and Versal FPGAs to ensure maximum performance and reliability. You will also drive the development and integration of hardware emulation strategies on leading FPGA platforms such as Zebu and HAPS.
\nKey responsibilities include:
\nAs a Staff Hardware Engineer, you will work closely with cross-functional teams to accelerate the development of next-generation technologies through advanced FPGA design and integration. You will strengthen team productivity and knowledge by actively collaborating, mentoring, and sharing expertise with colleagues.
\nRequirements include:
\nBenefits include:
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_6d8de738-1a7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/cairo/staff-hardware-engineer/44408/93286401152","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL design and verification","Xilinx UltraScale, UltraScale+, and Versal FPGAs","Hardware Description Languages (VERILOG, VHDL, SystemVerilog)","Industry-standard EDA tools and methodologies","FPGA flows and tools (Vivado)","Unix/Linux environments","Scripting languages (Shell, Perl, Python, TCL)","HDL simulation, emulation, and prototyping platforms (Zebu, HAPS)"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:19:26.758Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Cairo"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design and verification, Xilinx UltraScale, UltraScale+, and Versal FPGAs, Hardware Description Languages (VERILOG, VHDL, SystemVerilog), Industry-standard EDA tools and methodologies, FPGA flows and tools (Vivado), Unix/Linux environments, Scripting languages (Shell, Perl, Python, TCL), HDL simulation, emulation, and prototyping platforms (Zebu, HAPS)"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_07d0d6b0-9ac"},"title":"RTL Design & Verification Engineer (R&D Engineering, Sr Engineer)","description":"We are seeking a passionate, detail-oriented engineer with an insatiable curiosity for technology and its impact on the world. You will be responsible for designing and verifying RTL for advanced Silicon Lifecycle Management (SLM) IPs, including next-generation 3D-IC projects.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_07d0d6b0-9ac","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/rtl-design-and-verification-engineer-r-and-d-engineering-sr-engineer/44408/90568184224","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["RTL design and verification","EDA tools","Verilog","System Verilog","TCL scripting","Formal Verification methodologies"],"x-skills-preferred":["digital","analog","mixed-signal IP/circuit design","3D-IC standards","semiconductor verification best practices"],"datePosted":"2026-03-06T07:32:08.111Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design and verification, EDA tools, Verilog, System Verilog, TCL scripting, Formal Verification methodologies, digital, analog, mixed-signal IP/circuit design, 3D-IC standards, semiconductor verification best practices"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1e32ec8b-15e"},"title":"R&D Engineering, Sr Staff Engineer (RTL Design & Verification)","description":"Opening. This role exists to drive the development of industry-leading Silicon Lifecycle Management IPs that power the world's top technology companies.
\nWhat you'll do
\nYou will be designing and verifying RTL for advanced Silicon Lifecycle Management (SLM) IPs, including next-generation 3D-IC projects.
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_1e32ec8b-15e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/r-and-d-engineering-sr-staff-engineer-rtl-design-and-verification/44408/91089467920","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL design and verification","EDA tools","Verilog","System Verilog","TCL scripting","Formal Verification methodologies"],"x-skills-preferred":["Unix/Linux environments","Digital, analog, and mixed-signal IP/circuit design","3D-IC standards and semiconductor verification best practices"],"datePosted":"2026-01-28T15:04:51.990Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design and verification, EDA tools, Verilog, System Verilog, TCL scripting, Formal Verification methodologies, Unix/Linux environments, Digital, analog, and mixed-signal IP/circuit design, 3D-IC standards and semiconductor verification best practices"}]}