1c50fc58-cb7 ASIC Digital Design Verification, Principal Engineer We are seeking a highly skilled ASIC Digital Design Verification, Principal Engineer to join our team. As a Principal Engineer, you will be responsible for designing and implementing verification environments to ensure the correctness of Interface IP protocols. You will collaborate with design and architecture teams to identify and fix bugs, and perform all tasks related to verifying a complex digital IP, including detailed test plans, functional coverage analysis, and driving coverage closure.

XML job scraping automation by YubHub

]]> full-time senior onsite digital design and verification methodologies, System Verilog, UVM, SVA, Python or Perl for automation, scripting languages, advanced verification techniques Engineering Technology Synopsys https://logos.yubhub.co/careers.synopsys.com.png Synopsys is a leading provider of electronic design automation (EDA) software and intellectual property (IP) solutions. The company's technology is used to design and develop complex semiconductor solutions, and its products are used in a wide range of industries, including automotive, aerospace, and consumer electronics. https://careers.synopsys.com https://careers.synopsys.com/job/reading/asic-digital-design-verification-principal-engineer/44408/91341925232 Reading, England, United Kingdom 2026-03-06