{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/python-or-perl-for-automation"},"x-facet":{"type":"skill","slug":"python-or-perl-for-automation","display":"Python Or Perl For Automation","count":1},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1c50fc58-cb7"},"title":"ASIC Digital Design Verification, Principal Engineer","description":"

We are seeking a highly skilled ASIC Digital Design Verification, Principal Engineer to join our team. As a Principal Engineer, you will be responsible for designing and implementing verification environments to ensure the correctness of Interface IP protocols. You will collaborate with design and architecture teams to identify and fix bugs, and perform all tasks related to verifying a complex digital IP, including detailed test plans, functional coverage analysis, and driving coverage closure.

\n

XML job scraping automation by YubHub

","url":"https://yubhub.co/jobs/job_1c50fc58-cb7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/reading/asic-digital-design-verification-principal-engineer/44408/91341925232","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["digital design and verification methodologies","System Verilog","UVM","SVA","Python or Perl for automation"],"x-skills-preferred":["scripting languages","advanced verification techniques"],"datePosted":"2026-03-06T07:21:50.909Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Reading, England, United Kingdom"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"digital design and verification methodologies, System Verilog, UVM, SVA, Python or Perl for automation, scripting languages, advanced verification techniques"}]}