Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou Are:\nYou are a passionate and inventive analog circuit design engineer with a deep-rooted curiosity for emerging technologies and industry-leading semiconductor processes. You thrive in dynamic, collaborative environments and are recognised for your ability to balance technical depth with practical implementation.
\nResponsibilities:\nDesigning and developing best-in-class ESD and Latch-Up robust solutions for advanced interface IPs using cutting-edge FinFet, FDSOI, and BCD processes.\nOwning the full lifecycle of ESD structures—from schematic design, simulation, and layout to silicon qualification and production release.\nLeading and executing I/O development, including I/O ring design, review, and optimisation for performance and robustness.\nDeveloping and qualifying Interface Testchips, ensuring comprehensive ESD and Latch-Up validation to meet global customer requirements.\nRunning ESD simulations by building detailed ESD networks and performing advanced analyses to ensure design integrity.\nApplying foundry-provided PERC (Physical Verification Rule Check) rules and using PERC check tools to validate compliance and enhance design quality.\nCollaborating closely with foundry partners, design, and layout teams to ensure timely and effective integration of ESD and LU solutions.
\nThe Impact You Will Have:\nElevating the reliability and performance of Synopsys' interface IPs, directly influencing the success of global semiconductor customers.\nDriving innovation in analog circuit design for next-generation silicon technologies, helping Synopsys maintain its leadership in the industry.\nReducing field failures and increasing product longevity by delivering robust ESD and Latch-Up protection solutions.\nAccelerating time-to-market for customer products through efficient and high-quality design practices.\nFostering a culture of technical excellence and continuous improvement within the analog design team.\nBuilding strong partnerships with foundries and cross-functional teams, enhancing collaboration and knowledge sharing across projects.
\nWhat You’ll Need:\nProven experience in analog circuit design, with a focus on I/O development and ESD/LU robustness.\nHands-on expertise with FinFet, FDSOI, and BCD process technologies from leading foundries.\nStrong background in ESD and Latch-Up qualification methodologies, including testchip development and validation.\nProficiency in ESD simulation, ESD network construction, and use of industry-standard tools.\nComprehensive understanding of PERC rules and practical experience with PERC verification tools.\nExperience working with cross-functional teams including foundry, design, and layout groups.
\nWho You Are:\nAn analytical thinker with excellent problem-solving skills and keen attention to detail.\nA collaborative team player who values diversity, inclusion, and open communication.\nA proactive learner who stays current with industry trends and emerging technologies.\nAn effective communicator, able to translate complex technical information to diverse audiences.\nA results-driven individual who is adaptable, resilient, and comfortable with fast-paced, high-impact work.
\nThe Team You’ll Be A Part Of:\nYou’ll join a passionate, multidisciplinary team of analog and mixed-signal engineers dedicated to advancing Synopsys’ interface IP portfolio. The team is focused on delivering robust, innovative, and high-quality solutions that meet the rigorous demands of a global customer base. Collaboration, continuous improvement, and technical mentorship are at the core of our culture, ensuring you’ll have the support and opportunities needed to thrive and grow.
\nRewards and Benefits:\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_2f942bce-976","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/analog-design-sr-engineer/44408/92446615456","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Analog circuit design","ESD and Latch-Up robustness","FinFet, FDSOI, and BCD process technologies","ESD simulation","PERC rules and verification tools","Cross-functional team collaboration"],"x-skills-preferred":["Machine learning","Artificial intelligence","Cloud computing"],"datePosted":"2026-03-08T22:19:02.488Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog circuit design, ESD and Latch-Up robustness, FinFet, FDSOI, and BCD process technologies, ESD simulation, PERC rules and verification tools, Cross-functional team collaboration, Machine learning, Artificial intelligence, Cloud computing"}]}