{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/nanometer-technologies"},"x-facet":{"type":"skill","slug":"nanometer-technologies","display":"Nanometer Technologies","count":1},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e14d730c-676"},"title":"Analog Design, Staff Engineer - SERDES","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions.</p>\n<p><em>big_They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</em></p>\n<p>These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>As a Staff Engineer in our Analog Design team, you will be responsible for designing and developing full custom analog circuit macros for high-speed SERDES PHY IP.</p>\n<p>Your responsibilities will include designing and developing full custom analog circuit macros for high-speed SERDES PHY IP, including transceivers, voltage/current-mode drivers, PLLs, DLLs, equalizers (CTLE, FFE, DFE), impedance calibrators, serializers/deserializers, VCOs, phase interpolators, bandgap references, and clock data recovery circuits.</p>\n<p>You will also collaborate with cross-functional teams locally and globally to refine circuit implementations and achieve optimal power, area, and performance targets.</p>\n<p>In addition, you will ensure analog sub-block performance adheres to SerDes standards and architecture specification documents.</p>\n<p>You will lead verification strategies using advanced simulator features to guarantee the highest quality design outcomes.</p>\n<p>You will oversee physical layout processes to minimize parasitic effects, device stress, and process variations.</p>\n<p>You will present simulation data for peer and customer reviews, and document design features and test plans.</p>\n<p>You will consult on electrical characterization and support the integration of your circuit within the SerDes IP product.</p>\n<p>You will handcraft high-performance clock and data paths using digital/CMOS logic cells and verify timing margins with SPICE and STA tools.</p>\n<p>You will address ESD and latch-up design verification, crosstalk coupling impacts, and ensure robust mixed-signal analog design.</p>\n<p>The impact you will have includes accelerating development of high-performance silicon chips critical to emerging technologies like AI, IoT, and 5G.</p>\n<p>You will optimize chip designs for power, cost, and performance, helping customers reduce project schedules by months.</p>\n<p>You will advance Synopsys&#39; leadership in high-speed interface IP and mixed-signal design innovation.</p>\n<p>You will contribute to the creation of next-generation processes and models for manufacturing advanced chips.</p>\n<p>You will support global collaboration, knowledge sharing, and technical excellence across teams and sites.</p>\n<p>You will enhance customer satisfaction by delivering reliable, scalable, and high-quality analog IP solutions.</p>\n<p>You will drive technical best practices and mentor junior engineers, strengthening the team&#39;s capabilities.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_e14d730c-676","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/analog-design-staff-engineer-serdes/44408/93198373952","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog transistor-level circuit design","nanometer technologies","mixed-signal analog circuit design","physical layout optimization","SPICE simulation","static timing analysis (STA)","digital/CMOS logic cells","high-performance datapath design","ESD/latch-up design verification","crosstalk coupling analysis"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:53.313Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog transistor-level circuit design, nanometer technologies, mixed-signal analog circuit design, physical layout optimization, SPICE simulation, static timing analysis (STA), digital/CMOS logic cells, high-performance datapath design, ESD/latch-up design verification, crosstalk coupling analysis"}]}