{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/logic-optimization"},"x-facet":{"type":"skill","slug":"logic-optimization","display":"Logic optimization","count":1},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_426998d1-e40"},"title":"R&D Engineer, Sr Engineer (C/C++, Data structures, Algorithm, FPGA)","description":"

We are seeking a highly skilled R&D Engineer to join our team in Bengaluru, India. As an R&D Engineer, you will be responsible for designing, developing, and troubleshooting large-scale software systems for the HAPS ProtoCompiler partition flow. You will work closely with our product validation teams to plan, execute, and automate comprehensive testing strategies.

\n

XML job scraping automation by YubHub

","url":"https://yubhub.co/jobs/job_426998d1-e40","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/r-and-d-engineer-sr-engineer-c-c-data-structures-algorithm-fpga/44408/92439874704?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["C/C++","Data structures","Algorithm","FPGA"],"x-skills-preferred":["Verilog/VHDL","Digital logic design","Logic optimization"],"datePosted":"2026-03-06T07:35:41.694Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++, Data structures, Algorithm, FPGA, Verilog/VHDL, Digital logic design, Logic optimization"}]}