Honda Aircraft Company is seeking an entry-to-mid-level Metrology Specialist to support Tooling, Production, R&D, and Flight Test operations. This role is metrology-focused but also has strong interaction with tooling design, fabrication, fixture setup and periodic inspection support activities.
\nThe ideal candidate brings hands-on metrology experience, is comfortable working in a manufacturing and tooling environment and enjoys collaborating with Engineering and Production teams to ensure that tooling and aircraft components meet engineering and aerodynamic requirements.
\nYou will use advanced measurement technologies,including laser trackers, 3D scanners, and metrology arms,to verify tooling and aircraft components, support Production activities and provide clear analytical feedback to internal customers both in written and verbal forms.
\nKey responsibilities include:
\nPerforming dimensional measurement and verification of tooling, fixtures, jigs, and aircraft components using laser trackers, portable metrology arms, and 3D scanning systems. Collecting, analysing and interpreting measurement data to verify conformance to engineering drawings, aerodynamic specifications and CAD models. Generating clear analytical and graphical inspection reports for Engineering and production stakeholders. Supporting development of measurement strategies, including selecting appropriate metrology equipment and methods for Tooling and specific applications. Maintaining and monitoring metrology equipment to ensure accuracy, calibration and operational readiness.
\nAdditionally, you will provide hands-on support of tooling build, assembly and adjustment activities for tight-tolerance fixtures and tooling systems, assist Production teams with fixture setup, alignment, and troubleshooting, collaborate with Tooling machinists, Engineers, and Production personnel to develop practical measurement and tooling solutions, and work with limited supervision while managing assigned measurement and support activities.
\nWhat you will learn includes advanced aerospace metrology techniques and best practices, tooling build philosophies and manufacturing processes, measurement data analysis and interpretation, and use of multiple metrology systems and CAD platforms in a production environment.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_51539399-f02","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Honda Aircraft Company","sameAs":"https://careers.honda.com","logo":"https://logos.yubhub.co/careers.honda.com.png"},"x-apply-url":"https://careers.honda.com/us/en/job/10528/Engineer-Tooling-Metrologist","x-work-arrangement":"onsite","x-experience-level":"entry|mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["metrology","laser trackers","3D scanners","metrology arms","GD&T","CAD platforms","CATIA V5","traditional measurement tools","calipers","micrometers","gage blocks","surface plates"],"x-skills-preferred":["Verisurf","Spatial Analyzer","GOM","Geomagic"],"datePosted":"2026-04-22T17:23:00.702Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Greensboro"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"metrology, laser trackers, 3D scanners, metrology arms, GD&T, CAD platforms, CATIA V5, traditional measurement tools, calipers, micrometers, gage blocks, surface plates, Verisurf, Spatial Analyzer, GOM, Geomagic"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_76c9a01c-58a"},"title":"Data Center Portfolio Planning & Execution Lead","description":"We're looking for a Data Center Portfolio Planning & Execution Lead to drive the planning and framework that ensures every site moves smoothly from the front-end phases through design, construction, equipment delivery, commissioning, and operational readiness.
\nThis role owns the portfolio-level operating system: translating capacity supply pipeline into integrated project plans that span every phase of delivery, building the tooling and automation that runs it at scale, and maintaining Anthropic's datacenter capacity catalog , a lifecycle view of our fleet that supports both execution orchestration and steady-state capacity planning.
\nResponsibilities:
\nTooling & process:
\nYou may be a good fit if you:
\nStrong candidates may also have:
\nThe annual compensation range for this role is $365,000-$485,000 USD.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_76c9a01c-58a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anthropic","sameAs":"https://www.anthropic.com","logo":"https://logos.yubhub.co/anthropic.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/anthropic/jobs/5188939008","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$365,000-$485,000 USD","x-skills-required":["data center portfolio planning","execution lead","portfolio-level operating system","capacity supply pipeline","integrated project plans","tooling and automation","datacenter capacity catalog","lifecycle view of fleet","execution orchestration","steady-state capacity planning","stage gates","decision locks","cluster delivery","lease execution","design lock","procurement","construction","equipment installation","commissioning","handover","cross-functional planning","flow-down","datacenter capacity availability dates","cross-pillar process improvements","AI-assisted development","planning dashboards","schedule automation","data pipelines","Smartsheet","P6","partner systems","schedule risk","cross-functional partners","portfolio planning","execution function","hyperscaler","large industrial owner","capacity planning","S&OP processes","demand forecast","physical build","internal planning","workflow","scheduling systems"],"x-skills-preferred":[],"datePosted":"2026-04-18T15:59:03.702Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Remote-Friendly, United States"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"data center portfolio planning, execution lead, portfolio-level operating system, capacity supply pipeline, integrated project plans, tooling and automation, datacenter capacity catalog, lifecycle view of fleet, execution orchestration, steady-state capacity planning, stage gates, decision locks, cluster delivery, lease execution, design lock, procurement, construction, equipment installation, commissioning, handover, cross-functional planning, flow-down, datacenter capacity availability dates, cross-pillar process improvements, AI-assisted development, planning dashboards, schedule automation, data pipelines, Smartsheet, P6, partner systems, schedule risk, cross-functional partners, portfolio planning, execution function, hyperscaler, large industrial owner, capacity planning, S&OP processes, demand forecast, physical build, internal planning, workflow, scheduling systems","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":365000,"maxValue":485000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_29468518-5a8"},"title":"Capacity Planning Analyst","description":"We are looking for a highly technical Capacity Planning Lead to own the demand-and-supply modeling that drives our hiring plans, headcount strategy, and budgetary decisions with leadership.
\nYou will architect the Capacity Engine, build and maintain a comprehensive capacity model, and mathematically map volume mix, omnichannel routing, offshore capture rates, customer escalations, and more.
\nYou will also model Agent Productivity, transform raw agent-level workforce data into actionable intelligence, compute ticket lifecycle metrics, validate handle time distributions, and build logic to detect outlier behaviors.
\nAdditionally, you will own the Financial Translation, bridge the gap between Operations and Finance, and translate Erlang C FTE requirements into a fully loaded staffing plan.
\nYou will drive BPO Capacity Locks, generate and enforce the 30-60-90 day headcount lock plans for our offshore vendor partners, and hold them accountable to forecasted hiring and shrinkage targets.
\nYou will own the Staffing Plan, compute, align, and project operational rates down to the customer's issue-type level and market segment, and apply seasonality adjustments and project demand across monthly, quarterly, and multi-year horizons.
\nIf you have a deep understanding of capacity planning fundamentals, cross-functional influence, data-backed storytelling, and AI-augmented execution, you'd be a great fit for this role.
\nThe expected base pay range for this position is $124,100 - $146,000, based on a variety of factors including qualifications, experience, and geographic location.
\nIn addition to base salary, this role may be eligible for an equity grant, depending on the position and level.
\nBenefits offered include equity compensation, medical, dental, and vision coverage, HSA/FSA, 401K, work-from-home stipend, therapy reimbursement, 16-week parental leave, carrot fertility annual reimbursement and membership, 13 paid holidays, flexible PTO, employee assistance program, and training and professional development.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_29468518-5a8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Headway","sameAs":"https://headway.co/","logo":"https://logos.yubhub.co/headway.co.png"},"x-apply-url":"https://job-boards.greenhouse.io/headway/jobs/5850172004","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$124,100 - $146,000","x-skills-required":["Capacity Planning","Demand-and-Supply Modeling","Erlang C FTE Requirements","Financial Translation","Agent Productivity","Ticket Lifecycle Metrics","Handle Time Distributions","Outlier Behaviors","BPO Capacity Locks","Staffing Plan","Operational Rates","Seasonality Adjustments","Project Demand"],"x-skills-preferred":[],"datePosted":"2026-04-18T15:57:19.346Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Remote"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Operations","industry":"Healthcare","skills":"Capacity Planning, Demand-and-Supply Modeling, Erlang C FTE Requirements, Financial Translation, Agent Productivity, Ticket Lifecycle Metrics, Handle Time Distributions, Outlier Behaviors, BPO Capacity Locks, Staffing Plan, Operational Rates, Seasonality Adjustments, Project Demand","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":124100,"maxValue":146000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_093d775d-a9c"},"title":"Physical Security Systems Administrator","description":"We are seeking an experienced Physical Security Systems Administrator with 5+ years of hands-on experience managing enterprise physical security platforms. The ideal candidate will have strong expertise in cloud-based access control systems such as Verkada, Alta Access, Feenics, or similar platforms, along with a proven track record of administering, optimizing, and securing access control and video surveillance environments in complex organisational settings.
\nThis role is responsible for the configuration, maintenance, monitoring, and continuous improvement of physical security systems to ensure the safety of personnel, facilities, and assets.
\nKey responsibilities include:\nAdministering and maintaining cloud-based access control platforms, such as Verkada, Alta Access, and Feenics.\nManaging system configuration, including users, roles, credentials, schedules, door groups, and hardware devices.\nSupporting programming of access control systems for new construction and facility expansions, including panel configuration, reader assignments, door logic, alarm inputs/outputs, and elevator control integration.\nOverseeing system commissioning, functional testing, acceptance testing, and turnover documentation.\nMonitoring system health, troubleshooting hardware and software issues, and coordinating repairs with vendors.\nMaintaining security system documentation, including system architecture, SOPs, and access control policies.\nEnsuring compliance with company policies, industry standards, and regulatory requirements, such as ISO 27001, NIST 800, and FIPS.\nSupporting security audits and investigations by generating reports, reviewing logs, and analysing access data.\nPartnering with IT to ensure proper network configuration, cybersecurity controls, and secure cloud connectivity.\nProviding training and guidance to security staff and system users.
\nQualifications include:\n5+ years of experience administering enterprise physical security systems.\nStrong knowledge of access control hardware, including controllers, readers, locks, and panels.\nExperience with cloud-managed video surveillance systems.\nUnderstanding of networking fundamentals, including TCP/IP, VLANs, PoE, and firewalls.\nFamiliarity with identity management concepts and role-based access control (RBAC).\nExperience supporting multi-site or distributed environments.\nStrong troubleshooting and analytical skills.\nExcellent written and verbal communication skills.
\nPreferred skills include:\nAbility to manage sensitive information with discretion.\nKnowledge of network architecture and cloud-based systems.\nExperience with enterprise access control platforms.\nRelevant certifications, such as Lenel, Verkada, CCure, Feenics, and Alta.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_093d775d-a9c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Saronic Technologies","sameAs":"https://www.saronictechnologies.com/","logo":"https://logos.yubhub.co/saronictechnologies.com.png"},"x-apply-url":"https://jobs.lever.co/saronic/4798b363-b318-404c-877a-b5254398416b","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["cloud-based access control systems","Verkada","Alta Access","Feenics","access control hardware","controllers","readers","locks","panels","cloud-managed video surveillance systems","networking fundamentals","TCP/IP","VLANs","PoE","firewalls","identity management concepts","role-based access control (RBAC)","multi-site or distributed environments","troubleshooting and analytical skills","written and verbal communication skills"],"x-skills-preferred":["discretion","network architecture","cloud-based systems","enterprise access control platforms","relevant certifications"],"datePosted":"2026-04-17T12:57:36.161Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Austin"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"cloud-based access control systems, Verkada, Alta Access, Feenics, access control hardware, controllers, readers, locks, panels, cloud-managed video surveillance systems, networking fundamentals, TCP/IP, VLANs, PoE, firewalls, identity management concepts, role-based access control (RBAC), multi-site or distributed environments, troubleshooting and analytical skills, written and verbal communication skills, discretion, network architecture, cloud-based systems, enterprise access control platforms, relevant certifications"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_bbd4ed4a-7ea"},"title":"Maintenance Technician","description":"About the Role The Maintenance Technician ensures apartment homes and property facilities are safe, clean, and in good working order. Responsibilities include preparing units for move-in, performing general maintenance and repairs across HVAC, electrical, plumbing, carpentry, painting, and locks, and following a preventative maintenance schedule. The role also includes ensuring compliance with codes, regulations, and company standards, providing excellent service to residents, and supervising or escorting contractors as directed by the Facilities Manager.
\nResponsibilities
\nIdeal Background
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_bbd4ed4a-7ea","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Flow","sameAs":"https://flow.com/","logo":"https://logos.yubhub.co/flow.com.png"},"x-apply-url":"https://jobs.lever.co/flowlife/29d60308-e0ab-4e6d-9b2d-b3a04c941262","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["HVAC","Electrical","Plumbing","Carpentry","Painting","Locks","Inventory Management","Customer Service"],"x-skills-preferred":["Spanish","HVAC Certification","EPA Certification"],"datePosted":"2026-04-17T12:33:49.315Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Miami"}},"employmentType":"FULL_TIME","occupationalCategory":"Operations","industry":"Real Estate","skills":"HVAC, Electrical, Plumbing, Carpentry, Painting, Locks, Inventory Management, Customer Service, Spanish, HVAC Certification, EPA Certification"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_aeb3214c-459"},"title":"Analog Design Engineer – DDR I/O","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nAs an Analog Design Engineer at Synopsys, you will be designing DDR I/O circuits for high-performance silicon IP, ensuring compliance with industry standards and customer requirements. You will also develop and optimize analog/mixed-signal circuit architectures, focusing on performance, power, and area efficiency.
\nKey responsibilities include:
\nThe ideal candidate will have a BTech/MTech in Electrical Engineering or related field, with strong knowledge of CMOS processes and deep submicron technology challenges. You should also have hands-on experience with analog/mixed-signal circuit design and layout methodologies, as well as familiarity with ASIC design flow and integration of analog blocks.
\nAt Synopsys, we offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_aeb3214c-459","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/analog-design-engineer-ddr-i-o/44408/93181375136","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS processes","deep submicron technology challenges","analog/mixed-signal circuit design","layout methodologies","ASIC design flow","integration of analog blocks"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:08.209Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS processes, deep submicron technology challenges, analog/mixed-signal circuit design, layout methodologies, ASIC design flow, integration of analog blocks"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_84adbba8-30e"},"title":"SerDes Analog Behavioral Modeling & Validation Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions.
\nThey work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nThese engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nJob Description
\nWe are seeking an experienced SerDes Analog Behavioral Modeling & Validation Engineer to join our team.
\nAs a key member of our engineering team, you will be responsible for developing and refining behavioral models for high-speed SerDes blocks, collaborating with analog teams for SPICE-vs-model correlation and sign-off, and working with digital verification teams on edge-case coverage.
\nResponsibilities
\nImpact
\nRequirements
\nTeam
\nYou'll join a multidisciplinary group focused on modeling, validation, and verification of high-speed SerDes IP,bridging analog and digital domains for industry-leading solutions.
\nRewards and Benefits
\nWe offer a comprehensive range of health, wellness, and financial benefits.
\nYour recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_84adbba8-30e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/serdes-analog-behavioral-modeling-and-validation-engineer-16514/44408/93247558000","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SerDes analog blocks","modeling impairments","SPICE tools","waveform analysis","Python","TCL","Perl","C/C++"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:19:48.901Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SerDes analog blocks, modeling impairments, SPICE tools, waveform analysis, Python, TCL, Perl, C/C++"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_03c25570-d79"},"title":"ASIC Design Engineer, Hardware Tools and Methodology Development","description":"We are looking for an ASIC Design Engineer with proven hardware design and methodology expertise to join our world-class team. You will develop and deploy in-house tools and workflows to support engineering business units across NVIDIA. You will take ownership of tools that verify common design blocks used in all products at NVIDIA. You will act as a 'DevOps' engineer for automated RTL generation by developing new features and maintaining efficient operations for existing users. You will build new workflows and methodologies to ensure smooth integration into various IP development environments.
\nResponsibilities:
\nRequirements:
\nPreferred qualifications:
\nNVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of constant innovation and creating the highest performance products in the industry? If so, we want to hear from you.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_03c25570-d79","directApply":true,"hiringOrganization":{"@type":"Organization","name":"NVIDIA","sameAs":"https://nvidia.wd5.myworkdayjobs.com","logo":"https://logos.yubhub.co/nvidia.com.png"},"x-apply-url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-TX-Austin/ASIC-Design-Engineer--Hardware-Tools-and-Methodology-Development_JR2008177","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC Design","Hardware Tools","Methodology Development","Verilog","Python","Perl","Unix/Linux shell scripting","Makefiles"],"x-skills-preferred":["ASIC verification","Clocks/Resets design and verification","CDC related design/verification flows","Backend flows (Synthesis, Timing, etc)"],"datePosted":"2026-03-09T20:46:52.411Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"US, TX, Austin"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC Design, Hardware Tools, Methodology Development, Verilog, Python, Perl, Unix/Linux shell scripting, Makefiles, ASIC verification, Clocks/Resets design and verification, CDC related design/verification flows, Backend flows (Synthesis, Timing, etc)"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ff1235ba-54a"},"title":"Fabric Engineer","description":"You will be utilising your core skills as a Fabric Engineer to conduct vital Maintenance and repair to the London Fire Brigade estate. You will be responsible for your own Health & Safety on site and follow Method Statements and Risk Assessments as standard on all sites.
\nKey responsibilities include completing all necessary paperwork for the customer whilst on site, obtaining a customer's signature to enable the job attended to be invoiced without any delays, and completing engineer's worksheet in full, giving full details of plant that requires additional work.
\nYou will also be responsible for identifying lifecycle replacement requirements, conducting Fire Door inspections in line with SFG20 requirements, conducting locksmith repair and replace requirements, conducting Tiling Repairs and new installations, Glazing Repairs, Plastering & Painting repairs/light installations, and General Carpentry/Handyman duties.
\nEssential skills and experience include Carpentry, Painting/Plastering, Locksmith courses, and any additional trade qualifications (plumbing & Mechanical). L8 Awareness and IPAF, PASMA are also required.
\nDesirable but not essential skills include Brickwork, Tarmac, Groundworks, and General Building works.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_ff1235ba-54a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"ABM UK","sameAs":"https://jobs.workable.com","logo":"https://logos.yubhub.co/view.com.png"},"x-apply-url":"https://jobs.workable.com/view/dcs3Ub1JzCFv4Nzqo4H9e3/fabric-engineer-in-hounslow-at-abm-uk","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"full-time","x-salary-range":"£38,000 - £42,000 per year + van","x-skills-required":["Carpentry","Painting/Plastering","Locksmith courses","L8 Awareness","IPAF","PASMA"],"x-skills-preferred":["Brickwork","Tarmac","Groundworks","General Building works"],"datePosted":"2026-03-09T17:03:49.054Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hounslow"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Facility Services","skills":"Carpentry, Painting/Plastering, Locksmith courses, L8 Awareness, IPAF, PASMA, Brickwork, Tarmac, Groundworks, General Building works","baseSalary":{"@type":"MonetaryAmount","currency":"GBP","value":{"@type":"QuantitativeValue","minValue":38000,"maxValue":42000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_de112d07-e65"},"title":"Analog Design, Principal Engineer","description":"Overview
\nOur Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nJob Description
\nCategory
\nEngineering
\nHire Type
\nEmployee
\nJob ID
\n15231
\nRemote Eligible
\nNo
\nDate Posted
\n02/15/2026
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
\nYou Are:
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nWho You Are:
\nThe Team You’ll Be A Part Of:
\nJoin our High-Performance Computing (HPC) Enterprise analog/mixed-signal Serdes team involved in cutting-edge High Speed PHYSICAL Interface Development.
\nYou will work with experienced teams locally and with colleagues from various sites across the globe, fostering a collaborative and innovative environment.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nBenefits
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nVisit Benefits Page
\nComprehensive medical and healthcare plans that work for you and your family.
\nIn addition to company holidays, we have ETO and FTO Programs.
\nMaternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
\nPurchase Synopsys common stock at a 15% discount, with a 24 month look-back.
\nSave for your future with our retirement plans that vary by region and country.
\nCompetitive salaries.
\n\\\\ Benefits vary by country and region - check with your recruiter to confirm
\nGet an idea of what your daily routine around the office can be like
\n\\ Explore Noida
\nView Map
\n---
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_de112d07-e65","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/analog-design-principal-engineer/44408/91802916768","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Analog and Mixed-Signal (A&MS) Senior Circuit Design Expert","PLL , data converters and SERDES design","mixed-signal techniques for dynamic and static power reduction, performance enhancement, and area reduction","circuit architectures simulation, circuit layout, and knowledge of bipolar, CMOS, passive network and interconnect parasitic impact in advanced finfet technology nodes","Analog Full custom circuit macros, such as PLLs, Clock Path Functions, clocking solutions, TX/RX datapaths, and power management and regulation for High Speed PHY IP, in both planar and fin-fet CMOS technology","silicon test and debug experts to advance quality through Sim2Sil correlation","Charge-pump-based PLLs, Fractional-N PLLs, Digital PLLs, XTAL oscillators, and LO generation circuits","Equalizers , CDR architectures , high-speed digital circuit design , timing/phase noise analysis, signal integrity ","RF architecture and blocks such as transceivers front-end , VCOs, LNA, and up/down converters"],"x-skills-preferred":[],"datePosted":"2026-03-09T11:06:28.077Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog and Mixed-Signal (A&MS) Senior Circuit Design Expert, PLL , data converters and SERDES design, mixed-signal techniques for dynamic and static power reduction, performance enhancement, and area reduction, circuit architectures simulation, circuit layout, and knowledge of bipolar, CMOS, passive network and interconnect parasitic impact in advanced finfet technology nodes, Analog Full custom circuit macros, such as PLLs, Clock Path Functions, clocking solutions, TX/RX datapaths, and power management and regulation for High Speed PHY IP, in both planar and fin-fet CMOS technology, silicon test and debug experts to advance quality through Sim2Sil correlation, Charge-pump-based PLLs, Fractional-N PLLs, Digital PLLs, XTAL oscillators, and LO generation circuits, Equalizers , CDR architectures , high-speed digital circuit design , timing/phase noise analysis, signal integrity , RF architecture and blocks such as transceivers front-end , VCOs, LNA, and up/down converters"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_dfb98ecf-dd6"},"title":"Engineering Architect (Analog Mixed-Signal Architect)","description":"Overview
\nOur Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nJob Description
\nCategory
\nEngineering
\nHire Type
\nEmployee
\nJob ID
\n15195
\nBase Salary Range
\n$181000-$272000
\nRemote Eligible
\nNo
\nDate Posted
\n02/16/2026
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
\nYou Are:
\nYou are an accomplished engineering leader with a passion for advancing the frontiers of analog mixed-signal technology. With a deep understanding of memory and die-to-die interfaces, you thrive in environments where innovation meets real-world impact. You have a proven track record of architecting high-performance solutions, particularly in the realm of High Bandwidth Memory (HBM) interface design. You are committed to continuous learning, keeping pace with evolving technologies and industry trends. Your communication skills enable you to articulate ideas clearly and work effectively across sites and disciplines. Above all, you are driven by the opportunity to contribute to critical components powering AI systems, knowing your work has a lasting impact on the future of technology.
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nWho You Are:
\nThe Team You’ll Be A Part Of:
\nYou’ll join our High Bandwidth Memory interface design team, a group of passionate engineers dedicated to developing best-in-class IP for the world’s most advanced computing systems. Our team collaborates across multiple sites and disciplines, leveraging expertise in analog mixed-signal design, layout, and signal integrity to deliver innovative solutions that power the next generation of AI and high-performance devices.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_dfb98ecf-dd6","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/boxborough/engineering-architect-analog-mixed-signal-architect-15195/44408/91852130944","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$181000-$272000","x-skills-required":["MS or PhD in Electrical Engineering or related field","15+ years of experience in memory or die-to-die interface design","Expertise in floorplan optimization for IPs integrating full-custom analog and synthesized digital blocks","Strong experience with power grid design and EMIR analysis","Proficiency in interposer design and implementation","Solid understanding of analog principles and designs (bandgaps, LDO regulators, current mirrors, DLL/PLLs)","Deep knowledge of signal-integrity and power integrity principles","Experience with layout impact on circuit performance and reliability","Ability to troubleshoot and debug memory interfaces effectively","Excellent communication and collaboration skills across multi-site teams"],"x-skills-preferred":[],"datePosted":"2026-03-09T11:02:26.298Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Boxborough, Massachusetts"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"MS or PhD in Electrical Engineering or related field, 15+ years of experience in memory or die-to-die interface design, Expertise in floorplan optimization for IPs integrating full-custom analog and synthesized digital blocks, Strong experience with power grid design and EMIR analysis, Proficiency in interposer design and implementation, Solid understanding of analog principles and designs (bandgaps, LDO regulators, current mirrors, DLL/PLLs), Deep knowledge of signal-integrity and power integrity principles, Experience with layout impact on circuit performance and reliability, Ability to troubleshoot and debug memory interfaces effectively, Excellent communication and collaboration skills across multi-site teams","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":181000,"maxValue":272000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_f2962d61-5b2"},"title":"Camera Firmware Engineer, Consumer Products","description":"Camera Firmware Engineer, Consumer Products
\nAbout the Role
\nAs a Camera Firmware Engineer, you will own low-level camera enablement on custom hardware—from early board bring-up through stable production capture. You will develop and maintain the firmware and software that makes camera sensors reliable, controllable, and debuggable, forming the foundation for higher-level camera pipelines and product features.
\nIn This Role, You Will
\nYou might thrive in this role if you:
\nPreferred Qualifications
\nAbout OpenAI
\nOpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of artificial intelligence research and deployment.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_f2962d61-5b2","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/1dc05fc7-ceb7-4827-a905-9d1beb77a4a0","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$293K – $325K","x-skills-required":["C/C++","Embedded systems","Linux-based systems","Camera hardware interfaces","Sensor control buses","Power, reset, clocking, and sequencing"],"x-skills-preferred":["Common mobile or embedded SoC camera stacks","Vendor frameworks","Hardware acceleration blocks","Higher-level capture pipelines"],"datePosted":"2026-03-06T18:24:41.315Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++, Embedded systems, Linux-based systems, Camera hardware interfaces, Sensor control buses, Power, reset, clocking, and sequencing, Common mobile or embedded SoC camera stacks, Vendor frameworks, Hardware acceleration blocks, Higher-level capture pipelines","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":293000,"maxValue":325000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_980acb3a-e35"},"title":"Principal ASIC Digital Design Engineer","description":"As a Principal ASIC Digital Design Engineer, you will be responsible for designing and verifying advanced digital circuits for PAM-based SerDes PHY IP. Your expertise in high-speed serializer and data recovery circuits will position you as a key contributor to the next generation of PAM-based SerDes products.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_980acb3a-e35","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/asic-digital-design-principal-engineer-14687/44408/91568840256","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","VCS","digital design methodologies","ATE production testing","DFT insertion","Synthesis constraints and flows"],"x-skills-preferred":["RTL coding","modeling of analog blocks","writing complex system-level test-benches in Verilog","defining synthesis design constraints","resolving STA issues","gate-level simulation failures","Clock/Reset domain crossing design constraints","evaluating violations using CDC/RDC tools"],"datePosted":"2026-03-06T07:25:02.569Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga, Ontario, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, VCS, digital design methodologies, ATE production testing, DFT insertion, Synthesis constraints and flows, RTL coding, modeling of analog blocks, writing complex system-level test-benches in Verilog, defining synthesis design constraints, resolving STA issues, gate-level simulation failures, Clock/Reset domain crossing design constraints, evaluating violations using CDC/RDC tools"}]}