{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/linting-and-verification-tools"},"x-facet":{"type":"skill","slug":"linting-and-verification-tools","display":"Linting And Verification Tools","count":1},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0b31f810-480"},"title":"ASIC Digital Design, Sr Engineer","description":"<p>Opening.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>You will be responsible for designing and developing cutting-edge semiconductor solutions, including chip architecture, circuit design, and verification. You will work on intricate tasks such as debugs and development of complex digital blocks within next-generation SERDES architectures.</p>\n<ul>\n<li>Run Spyglass CDC/RDC/Lint and Tmax for code quality, clock domain crossing, and reset domain crossing checks.</li>\n<li>Develop and optimize synthesis constraints to ensure robust and high-performance ASIC implementations.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>B.E/B.Tech/M.Tech in Electronics &amp; Communication Engineering, Electrical Engineering, or related field.</li>\n<li>3-8 years of hands-on experience in ASIC digital design, with a strong foundation in HDL coding (Verilog).</li>\n<li>Proficiency in synthesis constraints and basics of Static Timing Analysis (STA).</li>\n<li>Experience with linting and verification tools such as Spyglass CDC/RDC/Lint and Tmax.</li>\n<li>Working knowledge of scripting languages like Perl, Shell, Python, or TCL for design automation.</li>\n<li>Familiarity with high-speed SERDES protocols and RTL implementation is a strong advantage.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0b31f810-480","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/asic-digital-design-sr-engineer/44408/92188289744","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["HDL coding (Verilog)","Synthesis constraints","Static Timing Analysis (STA)","Linting and verification tools","Scripting languages (Perl, Shell, Python, TCL)"],"x-skills-preferred":["High-speed SERDES protocols","RTL implementation"],"datePosted":"2026-03-04T17:10:00.846Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida, Uttar Pradesh, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"HDL coding (Verilog), Synthesis constraints, Static Timing Analysis (STA), Linting and verification tools, Scripting languages (Perl, Shell, Python, TCL), High-speed SERDES protocols, RTL implementation"}]}