{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/lint"},"x-facet":{"type":"skill","slug":"lint","display":"Lint","count":20},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6d20be06-d60"},"title":"Software Engineer - Backend","description":"<p>As a software engineer with a backend focus, you will work with your team to build infrastructure for the Databricks platform at scale.</p>\n<p>Our backend teams cover a diverse range of domains, from core compute fabric resource management to service platforms and machine learning infrastructure.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Building foundational infrastructure platforms that enable seamless operation across numerous geographic regions and cloud providers.</li>\n</ul>\n<ul>\n<li>Implementing cloud-agnostic infrastructure abstractions to help Databricks engineers more efficiently manage and operate their services.</li>\n</ul>\n<ul>\n<li>Developing tools and processes that drive engineering efficiency at Databricks.</li>\n</ul>\n<p>We enhance the developer experience for Databricks engineers across various areas, including programming languages, linters, static analysis, IDEs, remote development environments, automated release pipelines, and test automation frameworks.</p>\n<p>To be successful in this role, you will need:</p>\n<ul>\n<li>2+ years of professional software development experience, or alternatively a PhD degree.</li>\n</ul>\n<ul>\n<li>Proficiency in one or more backend languages such as Java, Scala, or Go.</li>\n</ul>\n<ul>\n<li>Hands-on experience in developing and operating backend systems.</li>\n</ul>\n<ul>\n<li>Ability to contribute effectively throughout all project phases, from initial design and development to implementation and ongoing operations, with guidance from senior team members.</li>\n</ul>\n<ul>\n<li>Self-driven and passionate with a strong focus on delivering impact through team collaboration.</li>\n</ul>\n<ul>\n<li>Strong communication skills, both written and verbal, with the ability to produce clear technical documentation that drives alignment and decision-making.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_6d20be06-d60","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Databricks","sameAs":"https://databricks.com","logo":"https://logos.yubhub.co/databricks.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/databricks/jobs/7737233002","x-work-arrangement":"remote","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Java","Scala","Go","backend languages","cloud-agnostic infrastructure abstractions","engineering efficiency"],"x-skills-preferred":["Rust development experience","programming languages","linters","static analysis","IDEs","remote development environments","automated release pipelines","test automation frameworks"],"datePosted":"2026-04-18T15:51:48.785Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Aarhus, Denmark"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Java, Scala, Go, backend languages, cloud-agnostic infrastructure abstractions, engineering efficiency, Rust development experience, programming languages, linters, static analysis, IDEs, remote development environments, automated release pipelines, test automation frameworks"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_3667c048-d95"},"title":"Senior Manager, People Systems","description":"<p>The Senior Manager, People Systems will lead the strategy, execution, and continuous evolution of Airtable&#39;s HR technology ecosystem. This role is responsible for driving operational excellence through scalable systems, trusted data, and intelligent automation all in support of Airtable&#39;s mission and growth.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Developing and owning the People Systems roadmap in partnership with the People and Business Technology teams</li>\n<li>Working with Workday HCM and integrating it with other People systems to ensure optimal configuration, security, compliance, integration, and performance</li>\n<li>Leading and mentoring a team, fostering a culture of innovation, accountability, and continuous improvement</li>\n<li>Collaborating closely with People Operations, Total Rewards, Finance, IT, and Security teams to deliver seamless workflows and data consistency across platforms</li>\n<li>Overseeing system implementations, enhancements, and integrations from planning through post-launch support</li>\n<li>Exploring and implementing agentic AI solutions to enhance workflows and streamlining decision-making</li>\n<li>Partnering with the People Team to prototype solutions on the Airtable platform to optimise People processes, reporting, and collaboration across teams</li>\n<li>Championing data accuracy, privacy, and compliance across all HR systems and enabling actionable people analytics and reporting</li>\n<li>Identifying opportunities to automate and streamline HR processes, improve user experience, and support strategic workforce planning</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>10+ years of experience in HR technology, with at least 3 years in a leadership or people management role</li>\n<li>6+ years of hands-on expertise in Workday HRIS (core HCM, Compensation, Talent, Recruiting, and/or Advanced Reporting)</li>\n<li>Strong understanding of HR processes and systems architecture, including integrations with other SaaS tools</li>\n<li>Demonstrated ability to experiment with and implement AI-driven or agentic systems, automations, or chat-based tools within business workflows</li>\n<li>Curious and growth mindset to build or prototype operational tools or workflows in Airtable or similar platforms</li>\n<li>Proven success leading system implementations, upgrades, and cross-functional projects in a fast-paced environment</li>\n<li>Excellent stakeholder management, communication, and change management skills</li>\n<li>Analytical mindset with the ability to translate data into business insights</li>\n<li>Familiarity with technologies such as Airtable, Greenhouse, Workramp, Glint, Gem, etc.</li>\n</ul>\n<p>Preferred experience includes:</p>\n<ul>\n<li>Bachelor&#39;s degree in Information Systems, Human Resources, or related field</li>\n<li>Experience scaling People Systems in a global or rapidly growing organisation</li>\n<li>Familiarity with iPaaS tools like Workato or Boomi</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_3667c048-d95","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Airtable","sameAs":"https://airtable.com/","logo":"https://logos.yubhub.co/airtable.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/airtable/jobs/8235618002","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Workday HRIS","HR technology","AI-driven systems","Agentic systems","Chat-based tools","Workato","Boomi","Greenhouse","Workramp","Glint","Gem"],"x-skills-preferred":[],"datePosted":"2026-04-18T15:44:11.844Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco, CA"}},"employmentType":"FULL_TIME","occupationalCategory":"HR","industry":"Technology","skills":"Workday HRIS, HR technology, AI-driven systems, Agentic systems, Chat-based tools, Workato, Boomi, Greenhouse, Workramp, Glint, Gem"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_66c5c8aa-9e8"},"title":"Solutions Engineering, Sr Staff Engineer (DFT ,Verification, product Engineer)","description":"<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You are a dynamic engineer with working experience in RTL implementation, DFT, verification, flow automation and understanding of 3DIC solutions and UCIe protocols. You should have a passion for working with the best of the brains in the industry in developing end-to-end solutions and deploying them at our premier customer base. Your technical excellence and analytical skills, coupled with strong communication and interpersonal skills, make you an asset to any team.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li><p>Working closely with a world-class R&amp;D team, you’ll be at the center of developing and bringing an end-to-end solution to our wide variety of customers in the domain of Silicon Lifecycle Management (SLM) and 3DIC technologies.</p>\n</li>\n<li><p>Working closely with customers, you will bring detailed requirements into the factory to enable R&amp;D for strong, robust, and successful product development.</p>\n</li>\n<li><p>Working closely with product development team, you will validate an end-to-end solution both internally (before shipment) as well as in customer environment.</p>\n</li>\n<li><p>Driving the deployment and smooth execution of SLM solutions into customers’ projects.</p>\n</li>\n<li><p>Enabling customers to realize the value of silicon health monitoring in the context of 3DIC systems throughout the lifecycle of silicon bring-up, validation, through in-field operations.</p>\n</li>\n</ul>\n<p>The impact you will have includes enhancing Synopsys’ Silicon Lifecycle Management (SLM) and 3DIC solutions’ IP portfolio and end-to-end solution especially in the growing field of multi-die (3DIC) domain, driving the adoption of Synopsys’ SLM and 3DIC solutions at premier customer base worldwide, and influencing the development of next-generation SLM IPs and solutions.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_66c5c8aa-9e8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/solutions-engineering-sr-staff-engineer-dft-verification-product-engineer/44408/92871142528","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["RTL design and verification","D2D and PHY protocols","UCIe and HBM","JTAG IEEE 1149.1","IEEE 1687/1500","BIST/DFT mechanisms","3D-IC/2.5D-IC solutions","IEEE 1838 and UCIe standards","PCIe & USB protocol knowledge","Debugging abilities","Flow automation","Synthesis","Lint, CDC, RDC"],"x-skills-preferred":["GenAI and Agentic AI workflows","Architecture/micro-architecture experience","Understanding of GenAI and Agentic AI workflows"],"datePosted":"2026-04-05T13:21:31.895Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design and verification, D2D and PHY protocols, UCIe and HBM, JTAG IEEE 1149.1, IEEE 1687/1500, BIST/DFT mechanisms, 3D-IC/2.5D-IC solutions, IEEE 1838 and UCIe standards, PCIe & USB protocol knowledge, Debugging abilities, Flow automation, Synthesis, Lint, CDC, RDC, GenAI and Agentic AI workflows, Architecture/micro-architecture experience, Understanding of GenAI and Agentic AI workflows"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_606388e5-d2c"},"title":"Solutions Engineering, Sr Staff Engineer (DFT, RTL Design product Engineer)","description":"<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You are a dynamic engineer with working experience in RTL implementation, DFT/BIST, verification, flow automation, and understanding of hierarchical SoC architectures and IEEE1149/1500 and 1687 standards and pattern porting. You should have a passion for working with the best of the brains in the industry in developing end-to-end solutions and deploying them in our premier customer base.</p>\n<p>What You&#39;ll Be Doing:</p>\n<ul>\n<li>Working closely with a world-class R&amp;D team, you&#39;ll be at the center of developing and bringing an end-to-end solution to our wide variety of customers in the domain of Silicon Lifecycle Management (SLM) built over a robust DFT framework.</li>\n<li>Working closely with customers, you will bring detailed requirements into the factory to enable R&amp;D for strong, robust, and successful product development.</li>\n<li>Working closely with product development team, you will validate an end-to-end solution both internally (before shipment) as well as in customer environment.</li>\n<li>Driving the deployment and smooth execution of SLM and Test solutions into customers&#39; projects.</li>\n<li>Enabling customers to realize the value of silicon health monitoring using a robusta DFT framework throughout the lifecycle of silicon bring-up, validation, through in-field operations.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhancing Synopsys&#39; Silicon Lifecycle Management (SLM) and DFT IP portfolio and end-to-end solution.</li>\n<li>Driving the adoption of Synopsys&#39; SLM and DFT solutions at premier customer base worldwide.</li>\n<li>Influencing the development of next-generation SLM IPs and solutions.</li>\n</ul>\n<p>What You&#39;ll Need:</p>\n<ul>\n<li><p>BSEE/MSEE in Electrical Engineering, Computer Engineering, or related field.</p>\n</li>\n<li><p>8 years of hands-on experience with DFT/BIST insertion, RTL design, and functional verification.</p>\n</li>\n<li><p>Good exposure to JTAGIEEE 1149.1, IEEE 1687/1500, Testdata access mechanism.</p>\n</li>\n<li><p>Knowledge on memory defectivities soft errors and reliability.</p>\n</li>\n<li><p>Familiarity with error correcting codes such as Hamming and Hsiao.</p>\n</li>\n<li><p>Hands-on experience in dealing with hierarchical SoCs, 1149.1/1500/1687 standards and pattern porting.</p>\n</li>\n<li><p>Familiarity with either Synopsys TestMAX Tool chain or competitive offerings.</p>\n</li>\n<li><p>Debugging abilities to identify and resolve issues in functional verification in UVM environment.</p>\n</li>\n<li><p>Hands on experience in flow automation.</p>\n</li>\n<li><p>Knowledge of Synthesis is a must with understanding of timing constraints (SDC).</p>\n</li>\n<li><p>Knowledge of Lint, CDC, RDC is a plus.</p>\n</li>\n<li><p>Knowledge of physical implementation is not a must, but good to have.</p>\n</li>\n<li><p>Ability to evaluate technical suggestions from customers and work with internal teams (product management/R&amp;D) to make decisions.</p>\n</li>\n<li><p>Customer facing experience is a plus – educating/guiding customer on technical details of a solution.</p>\n</li>\n<li><p>Good to have:</p>\n</li>\n<li><p>Hands-on bring-up and debug experience of silicon is a plus.</p>\n</li>\n<li><p>Architecture/micro-architecture experience.</p>\n</li>\n<li><p>Understanding of GenAI and Agentic AI workflows.</p>\n</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_606388e5-d2c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/solutions-engineering-sr-staff-engineer-dft-rtl-design-product-engineer/44408/92871142560","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL implementation","DFT/BIST","verification","flow automation","hierarchical SoC architectures","IEEE1149/1500 and 1687 standards","pattern porting","Synopsys TestMAX Tool chain","UVM environment","Synthesis","timing constraints (SDC)","Lint","CDC","RDC"],"x-skills-preferred":["error correcting codes","Hamming and Hsiao","GenAI","Agentic AI workflows"],"datePosted":"2026-04-05T13:20:45.356Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL implementation, DFT/BIST, verification, flow automation, hierarchical SoC architectures, IEEE1149/1500 and 1687 standards, pattern porting, Synopsys TestMAX Tool chain, UVM environment, Synthesis, timing constraints (SDC), Lint, CDC, RDC, error correcting codes, Hamming and Hsiao, GenAI, Agentic AI workflows"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_f1ae257a-341"},"title":"ASIC digital Design, Architect","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>As an experienced and visionary ASIC digital design architect, you will thrive in a fast-paced, collaborative environment. You will bring a passion for solving complex system-level challenges and a track record of delivering innovative, high-quality silicon solutions.</p>\n<p>Your deep understanding of IP and SoC architectures enables you to see the big picture while meticulously refining subsystem details. You are comfortable navigating ambiguity, building consensus across diverse teams, and translating product requirements into robust, scalable architectures.</p>\n<p>Your leadership inspires those around you, and you excel at mentoring and empowering engineers to reach their full potential. You are adept at balancing trade-offs across performance, power, area, and security, always striving for the optimal solution.</p>\n<p>Communication is your strength,you articulate technical concepts clearly to both technical and non-technical stakeholders, ensuring alignment and shared understanding.</p>\n<p>With a growth mindset, you embrace new challenges, technologies, and methodologies, continuously seeking opportunities to innovate and improve.</p>\n<p>You value inclusion and diversity, recognizing that the best ideas emerge from a culture where everyone feels empowered to contribute.</p>\n<p>As an IP Subsystems Architect, you will define architectural specifications for complex subsystems, translate system-level requirements into detailed subsystem architectures, and integrate multiple IP blocks into cohesive subsystems.</p>\n<p>You will lead cross-functional collaboration with hardware, software, verification, and physical design teams to ensure subsystem feasibility and correctness.</p>\n<p>Establishing and guiding verification and validation strategies, including defining coverage requirements and participating in silicon bring-up and debug sessions.</p>\n<p>Producing comprehensive architecture documents, specifications, and guidelines, and clearly communicating architectural intent to a wide range of stakeholders.</p>\n<p>Mentoring and coaching engineers, driving best practices, and fostering a culture of technical excellence.</p>\n<p>Shape the architecture of industry-leading silicon IP and subsystem solutions that power millions of devices worldwide.</p>\n<p>Accelerate time-to-market for differentiated products by ensuring robust and efficient subsystem design and integration.</p>\n<p>Reduce risk through rigorous requirements management, architectural clarity, and cross-functional alignment.</p>\n<p>Enhance product performance, power efficiency, and reliability, directly impacting customer satisfaction and competitive advantage.</p>\n<p>Foster innovation by mentoring teams, introducing new methodologies, and championing best practices.</p>\n<p>Strengthen Synopsys’ position as a trusted technology leader in the semiconductor ecosystem.</p>\n<p>Bachelor’s or Master’s degree in Electronics or a related field, with 15+ years of industry experience.</p>\n<p>At least 10 years in semiconductor design, IP integration, or SoC/subsystem architecture roles.</p>\n<p>Deep expertise in Verilog/SystemVerilog, simulation tools, and advanced verification methodologies (e.g., SV UVM, BFM development).</p>\n<p>Proficiency with industry-standard interface protocols (AMBA APB/AXI/CHI, DDR, PCIe, Ethernet, USB, UFS, etc.).</p>\n<p>Experience with synthesis, lint, CDC, low-power flows, and achieving verification closure.</p>\n<p>Strong documentation and communication skills for effective cross-team alignment and requirements management.</p>\n<p>A strategic thinker with exceptional leadership and mentoring capabilities.</p>\n<p>A collaborative partner who thrives in diverse, cross-functional teams.</p>\n<p>An excellent communicator, able to tailor messaging for both technical and non-technical audiences.</p>\n<p>Innovative and proactive, always seeking opportunities to improve processes and outcomes.</p>\n<p>Resilient and adaptable, comfortable with change and ambiguity.</p>\n<p>Committed to fostering an inclusive and empowering team culture.</p>\n<p>Join the Digital IP Subsystems Team at Synopsys,a high-performing group of architects, designers, and engineers focused on delivering world-class silicon IP and subsystem solutions.</p>\n<p>The team collaborates closely with hardware, software, verification, and product teams across the globe, driving innovation in next-generation SoCs for AI, automotive, 5G, IoT, and more.</p>\n<p>Together, we value creativity, technical excellence, and inclusion, empowering each team member to make a significant impact.</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p>Our total rewards include both monetary and non-monetary offerings.</p>\n<p>Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>At Synopsys, we want talented people of every background to feel valued and supported to do their best work.</p>\n<p>Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_f1ae257a-341","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-digital-design-architect/44408/93465071520","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","SystemVerilog","Simulation tools","Advanced verification methodologies","Industry-standard interface protocols","Synthesis","Lint","CDC","Low-power flows","Verification closure"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:40.722Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, SystemVerilog, Simulation tools, Advanced verification methodologies, Industry-standard interface protocols, Synthesis, Lint, CDC, Low-power flows, Verification closure"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e9f309b8-35d"},"title":"Senior Manager, ASIC Digital Design","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>As a Senior Manager, ASIC Digital Design, you will lead a diverse team of design engineers in the development of next-generation SERDES PHY IP solutions. You will collaborate with architects, verification, physical implementation, and firmware teams to deliver comprehensive IP products.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Leading a diverse team of design engineers in the development of next-generation SERDES PHY IP solutions</li>\n<li>Collaborating with architects, verification, physical implementation, and firmware teams to deliver comprehensive IP products</li>\n<li>Planning, scheduling, and driving all phases of SERDES PHY IP design, from specification through productization and customer support</li>\n<li>Ensuring project success by achieving optimal timing, performance, and power goals across multiple design cycles</li>\n<li>Mentoring and developing team members, fostering technical growth, and a culture of innovation</li>\n<li>Engaging customers, providing support for successful IP integration into their SoCs, and addressing technical challenges</li>\n</ul>\n<p>The impact you will have includes delivering industry-leading SERDES PHY IP solutions that set new benchmarks for speed, bandwidth, and efficiency, empowering semiconductor customers to build high-performance, low-power chips for cutting-edge applications, and driving technical innovation that strengthens Synopsys&#39; leadership in the mixed-signal IP market.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_e9f309b8-35d","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/kanata/senior-manager-asic-digital-design/44408/93286401664","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","System Verilog","front-end design flows","linting","synthesis","static timing analysis","cross-domain clocking","DFT","power optimization"],"x-skills-preferred":["DDR memory","DDR PHY architecture"],"datePosted":"2026-04-05T13:20:15.775Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Kanata"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, System Verilog, front-end design flows, linting, synthesis, static timing analysis, cross-domain clocking, DFT, power optimization, DDR memory, DDR PHY architecture"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0aa4c097-293"},"title":"SOC Engineering, Sr Manager","description":"<p>Are you ready to shape the future of smart technology? At Synopsys, you&#39;ll be part of a global team driving the breakthroughs that power self-driving cars, AI, 5G, IoT, and more. We&#39;re looking for a collaborative, innovative leader to join our Digital IP Subsystems Team and help accelerate the Era of Smart Everything.</p>\n<p>As a Senior Manager of SOC Engineering, you will oversee and drive end-to-end RTL design, verification, architecture, and integration of advanced subsystems. You will lead teams in Bangalore/Hyderabad, manage customer communications, and ensure timely, high-quality delivery. You will guide your team through the full lifecycle: from requirements to release, ensuring excellence at every stage. Foster innovation and continuous improvement, motivating engineers to reach their full potential.</p>\n<p>Key Qualifications:</p>\n<ul>\n<li>Bachelor&#39;s or Master&#39;s in Electronics or related field, with 15+ years of overall experience</li>\n<li>8+ years of hands-on techno-managerial experience managing remote and local teams</li>\n<li>Strong track record in Subsystem/SoC design, architecture, and implementation</li>\n<li>Deep expertise in Verilog/System Verilog and simulation tools</li>\n<li>Proficiency with interface protocols (AMBA APB/AXI/CHI, DDR, PCIe, Ethernet, USB, UFS, etc.)</li>\n<li>Experience with synthesis, lint, CDC, low power flows, and verification closure (SV UVM, BFM development, test environment creation)</li>\n<li>Outstanding communication skills and a passion for team development</li>\n</ul>\n<p>What Sets You Apart:</p>\n<ul>\n<li>You have strong, hands-on technical experience and thrive on rolling up your sleeves to solve complex challenges</li>\n<li>You excel at turning high-level requirements into innovative solutions and see projects through to successful, timely completion</li>\n<li>You build strong, trust-based relationships with customers and stakeholders, always putting their needs at the centre</li>\n<li>You bring a creative mindset and lead proactively, inspiring your team to think big, embrace change, and drive continuous improvement</li>\n</ul>\n<p>Hands-on experience is an absolute must for success in this role.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0aa4c097-293","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/soc-engineering-sr-manager/44408/93465071488","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","System Verilog","Simulation tools","Interface protocols","Synthesis","Lint","CDC","Low power flows","Verification closure"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:19:55.467Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, System Verilog, Simulation tools, Interface protocols, Synthesis, Lint, CDC, Low power flows, Verification closure"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_de89b568-8b1"},"title":"ASIC Digital Design, Sr Manager","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p><strong>Job Description</strong></p>\n<p>We are seeking a visionary technical leader with a great passion for innovation in semiconductor design. With a foundation in electrical engineering and a track record of managing high-performing design teams, you excel in guiding complex digital projects from concept to commercialization. Your expertise spans synthesizable Verilog and SystemVerilog, and you’re adept at navigating the intricacies of front-end flows, including linting, synthesis, static timing analysis, and power optimization. You thrive in collaborative environments, working seamlessly with cross-functional teams - architecture, verification, physical implementation, and firmware - to deliver industry-leading SecurityIP solutions.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Leading a diverse team of design engineers in the development of next-generation SecurityIP solutions.</li>\n<li>Collaborating with architects, verification, physical implementation, and firmware teams to deliver comprehensive IP products.</li>\n<li>Driving all phases of SecurityIP design, from specification through productization and customer support.</li>\n<li>Ensuring project success by achieving optimal timing, performance, and power goals across multiple design cycles.</li>\n<li>Mentoring and developing team members, fostering technical growth and a culture of innovation.</li>\n<li>Engaging with customers, providing support for successful IP integration into their SoCs, and addressing technical challenges.</li>\n</ul>\n<p><strong>Impact</strong></p>\n<ul>\n<li>Delivering industry-leading SecurityIP solutions that set new benchmarks for speed, bandwidth, and efficiency.</li>\n<li>Empowering semiconductor customers to build high-performance, low-power chips for cutting-edge applications.</li>\n<li>Driving technical innovation that strengthens Synopsys’ leadership in the mixed-signal IP market.</li>\n<li>Mentoring and growing a world-class engineering team, ensuring continued excellence and market relevance.</li>\n<li>Enhancing product quality and reliability through rigorous design and verification processes.</li>\n<li>Facilitating successful customer adoption and satisfaction through expert support and problem-solving.</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>Bachelor’s degree or higher in Electrical Engineering, with 12-15 years of complex technical development experience.</li>\n<li>Minimum 2 years’ experience in people management and employee development.</li>\n<li>Proficiency in synthesizable Verilog and SystemVerilog design concepts and implementation.</li>\n<li>Strong background in front-end design flows: linting, synthesis, static timing analysis (STA), cross-domain clocking, DFT, and power optimization.</li>\n<li>Excellent communication skills and the ability to work independently and collaboratively.</li>\n<li>Understanding of SecurityIP architecture is a plus.</li>\n</ul>\n<p><strong>Team</strong></p>\n<p>You’ll join the Synopsys SecurityIP team - a global, diverse group at the forefront of silicon IP innovation. Our team develops both digital and analog components, creating high-performance, high-bandwidth, low-latency, and low-power solutions for the world’s most advanced semiconductor technologies. We collaborate across engineering disciplines to deliver market-leading products and drive Synopsys’ leadership in chip design.</p>\n<p><strong>Rewards and Benefits</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_de89b568-8b1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/moreira/asic-digital-design-sr-manager/44408/93375604608","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["synthesizable Verilog","SystemVerilog","linting","synthesis","static timing analysis","power optimization","front-end design flows","SecurityIP architecture"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:19:34.586Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Moreira"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"synthesizable Verilog, SystemVerilog, linting, synthesis, static timing analysis, power optimization, front-end design flows, SecurityIP architecture"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_66e9f98b-f24"},"title":"iOS Engineer - Engine by Starling","description":"<p>At Engine by Starling, we are on a mission to find and work with leading banks all around the world who have the ambition to build rapid growth businesses, on our technology.</p>\n<p>Our technologists are at the very heart of Engine and enjoy working in a fast-paced environment that is all about building things, creating new stuff, and disruptive technology that keeps us on the cutting edge of fintech.</p>\n<p>We operate a flat structure to empower you to make decisions regardless of what your primary responsibilities may be, innovation and collaboration will be at the core of everything you do.</p>\n<p>Help is never far away in our open culture, you will find support in your team and from across the business, we are in this together!</p>\n<p>The way to thrive and shine within Engine is to be a self-driven individual and be able to take full ownership of everything around you: From building things, designing, and discovering to sharing knowledge with your colleagues and making sure all processes are efficient and productive to deliver the best possible results for our customers.</p>\n<p>Our purpose is underpinned by five values: Listen, Keep It Simple, Do The Right Thing, Own It, and Aim For Greatness.</p>\n<p>Hybrid Working</p>\n<p>We have a Hybrid approach to working here at Engine - our preference is that you&#39;re located within a commutable distance of our offices so that we&#39;re able to interact and collaborate in person.</p>\n<p>About Engineering at Engine by Starling - <a href=\"https://www.enginebystarling.com/\">https://www.enginebystarling.com/</a></p>\n<p>We’re looking for iOS Engineers to work on the Engine Platform and make our existing features work for banks all over the world as well as building new features from scratch that Starling hasn’t released in the UK market.</p>\n<p>Engine by Starling engineers are excited about helping us deliver new features, regardless of what their primary tech stack may be.</p>\n<p>Hear more from the team in some case studies below, and our work with Women In Tech.</p>\n<ul>\n<li>Day in the Life of a Mobile Engineer - Working as a Mobile QA - Leading the Android Team - Engine by Starling Careers Page</li>\n</ul>\n<p>We are looking for engineers at all levels to join the team.</p>\n<p>We value people being engaged and caring about customers, caring about the code they write and the contribution they can make to banking around the world.</p>\n<p>People with a broad ability to apply themselves to a multitude of problems and challenges, who can work across teams do great things here at Engine, to continue changing banking for good.</p>\n<p>As an Engineer you will:</p>\n<ul>\n<li><p>Contribute to our award-winning platform and internal tooling</p>\n</li>\n<li><p>Build new features and products from scratch in a configurable way</p>\n</li>\n<li><p>Share your knowledge with those around you, contributing to our learning culture</p>\n</li>\n<li><p>Own your projects, working in small teams across the bank to collaboratively deliver</p>\n</li>\n<li><p>Aim for greatness in everything you do, staying curious and inquisitive</p>\n</li>\n<li><p>Be part of a scaling team and organisation as we change banking for good</p>\n</li>\n</ul>\n<p>Requirements</p>\n<p>Our iOS application is entirely written in Swift.</p>\n<p>It is highly modular and we use MVVM-C architecture to maximise code reusability and testing.</p>\n<p>We also value simplicity over complexity, fewer moving parts means fewer faults and easier comprehension.</p>\n<p>Some of the well-known frameworks and tools we use:</p>\n<ul>\n<li><p>RxSwift - as our reactive programming framework;</p>\n</li>\n<li><p>SnapKit - as our auto layout DSL, though we have an in-house framework built on top of SnapKit which allows us to write declarative, SwiftUI-like layout code for UIKit.</p>\n</li>\n<li><p>Realm - as the application main persistence layer;</p>\n</li>\n<li><p>Sourcery and SwiftGen - for various code generation tasks.</p>\n</li>\n<li><p>SwiftFormat, SwiftLint, and Danger - to enforce high code quality standards.</p>\n</li>\n<li><p>Etc.</p>\n</li>\n</ul>\n<p>We also built in-house tools and frameworks as developer productivity and automation is paramount to us.</p>\n<p>We are looking for iOS engineers to work on these apps who:</p>\n<ul>\n<li><p>Want to work on a feature-rich mobile app with millions of customers;</p>\n</li>\n<li><p>Can produce robust, well-tested code that will give our customers the reliability that they need;</p>\n</li>\n<li><p>Care about the product, the user experience, and the design;</p>\n</li>\n<li><p>Think (like us) that a small number of empowered developers is the right way to deliver software;</p>\n</li>\n<li><p>Our application is built with UIKit, knowing its concepts and components is a must.</p>\n</li>\n<li><p>We use RxSwift in our project, experience with reactive programming will be a plus but is not required.</p>\n</li>\n</ul>\n<p>Interview process</p>\n<p>Interviewing is a two-way process and we want you to have the time and opportunity to get to know us, as much as we are getting to know you!</p>\n<p>Our interviews are conversational and we want to get the best from you, so come with questions and be curious.</p>\n<p>In general, you can expect the below, following a chat with one of our Talent Team:</p>\n<ul>\n<li><p>First interview: ~45 minutes</p>\n</li>\n<li><p>Take-home technical test (no time limit)</p>\n</li>\n<li><p>Technical face-to-face: ~1.5 hours</p>\n</li>\n<li><p>Final Interview: ~45 minutes</p>\n</li>\n</ul>\n<p>Benefits</p>\n<ul>\n<li><p>33 days holiday (including public holidays, which you can take when it works best for you)</p>\n</li>\n<li><p>An extra day’s holiday for your birthday</p>\n</li>\n<li><p>Annual leave is increased with length of service, and you can choose to buy or sell up to five extra days off</p>\n</li>\n<li><p>16 hours paid volunteering time a year</p>\n</li>\n<li><p>Salary sacrifice, company-enhanced pension scheme</p>\n</li>\n<li><p>Life insurance at 4x your salary &amp; group income protection</p>\n</li>\n<li><p>Private Medical Insurance with VitalityHealth including mental health support and cancer care.</p>\n</li>\n</ul>\n<p>Partner benefits include discounts with Waitrose, Mr&amp;Mrs Smith, and Peloton</p>\n<ul>\n<li><p>Generous family-friendly policies</p>\n</li>\n<li><p>Incentives refer-a-friend scheme</p>\n</li>\n<li><p>Perkbox membership giving access to retail discounts, a wellness platform for physical and mental health, and weekly free and boosted perks</p>\n</li>\n<li><p>Access to initiatives like Cycle to Work, Salary Sacrificed Gym partnerships, and Electric Vehicle (EV) leasing</p>\n</li>\n</ul>\n<p>About Us</p>\n<p>You may be put off applying for a role because you don&#39;t tick every box. Forget that!</p>\n<p>While we can’t accommodate every flexible working request, we&#39;re always open to discussion.</p>\n<p>So, if you&#39;re excited about working with us, but aren’t sure if you&#39;re 100% there yet, get in touch anyway.</p>\n<p>We’re on a mission to radically reshape banking – and that starts with our brilliant team.</p>\n<p>Whatever came before, we’re proud to bring together people of all backgrounds and experiences who love working together to solve problems.</p>\n<p>Engine by Starling is an equal opportunity employer, and we’re proud of our ongoing efforts to foster diversity &amp; inclusion in the workplace.</p>\n<p>Individuals seeking employment at Engine by Starling are considered without regard to race, religion, national origin, age, sex, gender, gender identity, gender expression, sexual orientation, marital status, medical condition, ancestry, physical or mental disability, military or veteran status, or any other characteristic protected by applicable law.</p>\n<p>When you provide us with this information, you are doing so at your own consent, with full knowledge that we will process this personal data in accordance with our Privacy Notice.</p>\n<p>By submitting your application, you agree that Engine by Starling and Starling will collect your personal data for recruiting and related purposes.</p>\n<p>Our Privacy Notice explains what personal information we will process, where we will process your personal data, its purposes for processing your personal data, and the rights you have in relation to your personal data.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_66e9f98b-f24","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Engine by Starling","sameAs":"https://www.enginebystarling.com/","logo":"https://logos.yubhub.co/enginebystarling.com.png"},"x-apply-url":"https://apply.workable.com/j/0A13F0BEE0","x-work-arrangement":"hybrid","x-experience-level":"entry|mid|senior|staff|executive","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Swift","RxSwift","SnapKit","Realm","Sourcery","SwiftGen","SwiftFormat","SwiftLint","Danger"],"x-skills-preferred":[],"datePosted":"2026-03-20T16:15:00.960Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"London"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Finance","skills":"Swift, RxSwift, SnapKit, Realm, Sourcery, SwiftGen, SwiftFormat, SwiftLint, Danger"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b842af99-9fb"},"title":"iOS Engineer (12-Month Fixed-Term) - Engine by Starling","description":"<p>At Engine by Starling, we are on a mission to find and work with leading banks all around the world who have the ambition to build rapid growth businesses, on our technology.</p>\n<p>Our technologists are at the very heart of Engine and enjoy working in a fast-paced environment that is all about building things, creating new stuff, and disruptive technology that keeps us on the cutting edge of fintech.</p>\n<p>We operate a flat structure to empower you to make decisions regardless of what your primary responsibilities may be, innovation and collaboration will be at the core of everything you do.</p>\n<p>Help is never far away in our open culture, you will find support in your team and from across the business, we are in this together!</p>\n<p>The way to thrive and shine within Engine is to be a self-driven individual and be able to take full ownership of everything around you: From building things, designing, and discovering to sharing knowledge with your colleagues and making sure all processes are efficient and productive to deliver the best possible results for our customers.</p>\n<p>Our purpose is underpinned by five values: Listen, Keep It Simple, Do The Right Thing, Own It, and Aim For Greatness.</p>\n<p>Hybrid Working We have a Hybrid approach to working here at Engine - our preference is that you&#39;re located within a commutable distance of our Sydney office in the CBD, so that we&#39;re able to interact and collaborate in person.</p>\n<p>About Engineering at Engine by Starling - <a href=\"https://www.enginebystarling.com/\">https://www.enginebystarling.com/</a></p>\n<p>We’re looking for iOS Engineers to work on the Engine Platform and make our existing features work for banks all over the world as well as building new features from scratch that Starling hasn’t released in the UK market.</p>\n<p>Engine by Starling engineers are excited about helping us deliver new features, regardless of what their primary tech stack may be.</p>\n<p>Hear more from the team in some case studies below, and our work with Women In Tech.</p>\n<ul>\n<li>Day in the Life of a Mobile Engineer - Working as a Mobile QA - Leading the Android Team - Engine by Starling Careers Page</li>\n</ul>\n<p>We are looking for engineers at all levels to join the team.</p>\n<p>We value people being engaged and caring about customers, caring about the code they write and the contribution they can make to banking around the world.</p>\n<p>People with a broad ability to apply themselves to a multitude of problems and challenges, who can work across teams do great things here at Engine, to continue changing banking for good.</p>\n<p>As an Engineer you will:</p>\n<ul>\n<li><p>Contribute to our award-winning platform and internal tooling</p>\n</li>\n<li><p>Build new features and products from scratch in a configurable way</p>\n</li>\n<li><p>Share your knowledge with those around you, contributing to our learning culture</p>\n</li>\n<li><p>Own your projects, working in small teams across the bank to collaboratively deliver</p>\n</li>\n<li><p>Aim for greatness in everything you do, staying curious and inquisitive</p>\n</li>\n<li><p>Be part of a scaling team and organisation as we change banking for good</p>\n</li>\n</ul>\n<p>Requirements</p>\n<p>Our iOS application is entirely written in Swift.</p>\n<p>It is highly modular and we use MVVM-C architecture to maximise code reusability and testing.</p>\n<p>We also value simplicity over complexity, fewer moving parts means fewer faults and easier comprehension.</p>\n<p>Some of the well-known frameworks and tools we use:</p>\n<ul>\n<li><p>RxSwift - as our reactive programming framework;</p>\n</li>\n<li><p>SnapKit - as our auto layout DSL, though we have an in-house framework built on top of SnapKit which allows us to write declarative, SwiftUI-like layout code for UIKit.</p>\n</li>\n<li><p>Realm - as the application main persistence layer;</p>\n</li>\n<li><p>Sourcery and SwiftGen - for various code generation tasks.</p>\n</li>\n<li><p>SwiftFormat, SwiftLint, and Danger - to enforce high code quality standards.</p>\n</li>\n<li><p>Etc.</p>\n</li>\n</ul>\n<p>We also built in-house tools and frameworks as developer productivity and automation is paramount to us.</p>\n<p>We are looking for iOS engineers to work on these apps who:</p>\n<ul>\n<li><p>Want to work on a feature-rich mobile app with millions of customers;</p>\n</li>\n<li><p>Can produce robust, well-tested code that will give our customers the reliability that they need;</p>\n</li>\n<li><p>Care about the product, the user experience, and the design;</p>\n</li>\n<li><p>Think (like us) that a small number of empowered developers is the right way to deliver software;</p>\n</li>\n<li><p>Our application is built with UIKit, knowing its concepts and components is a must.</p>\n</li>\n<li><p>We use RxSwift in our project, experience with reactive programming will be a plus but is not required.</p>\n</li>\n</ul>\n<p>Interview process</p>\n<p>Interviewing is a two-way process and we want you to have the time and opportunity to get to know us, as much as we are getting to know you!</p>\n<p>Our interviews are conversational and we want to get the best from you, so come with questions and be curious.</p>\n<p>In general, you can expect the below, following a chat with one of our Talent Team:</p>\n<ul>\n<li><p>First interview: ~45 minutes</p>\n</li>\n<li><p>Take-home technical test (no time limit)</p>\n</li>\n<li><p>Technical face-to-face: ~1.5 hours</p>\n</li>\n<li><p>Final Interview: ~45 minutes</p>\n</li>\n</ul>\n<p>Benefits</p>\n<ul>\n<li><p>25 days holiday. You’ll also get your birthday on us</p>\n</li>\n<li><p>The option to opt-out of public holidays</p>\n</li>\n<li><p>The option to buy/sell up to 5 days of annual leave a year</p>\n</li>\n<li><p>16 hours paid volunteering time a year</p>\n</li>\n<li><p>Enhanced Pat &amp; Mat leave</p>\n</li>\n<li><p>Perkbox</p>\n</li>\n</ul>\n<p>You may be put off applying for a role because you don&#39;t tick every box. Forget that! While we can’t accommodate every flexible working request, we&#39;re always open to discussion.</p>\n<p>So, if you&#39;re excited about working with us, but aren’t sure if you&#39;re 100% there yet, get in touch anyway.</p>\n<p>We’re on a mission to radically reshape banking – and that starts with our brilliant team.</p>\n<p>Whatever came before, we’re proud to bring together people of all backgrounds and experiences who love working together to solve problems.</p>\n<p>Engine by Starling is an equal opportunity employer, and we’re proud of our ongoing efforts to foster diversity &amp; inclusion in the workplace.</p>\n<p>Individuals seeking employment at Engine by Starling are considered without regard to race, religion, national origin, age, sex, gender, gender identity, gender expression, sexual orientation, marital status, medical condition, ancestry, physical or mental disability, military or veteran status, or any other characteristic protected by applicable law.</p>\n<p>When you provide us with this information, you are doing so at your own consent, with full knowledge that we will process this personal data in accordance with our Privacy Notice.</p>\n<p>By submitting your application, you agree that Engine by Starling and Starling Bank will collect your personal data for recruiting and related purposes.</p>\n<p>Our Privacy Notice explains what personal information we will process, where we will process your personal information, its purposes for processing your personal information, and the rights you can exercise over our use of your personal information.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b842af99-9fb","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Engine by Starling","sameAs":"https://www.enginebystarling.com/","logo":"https://logos.yubhub.co/enginebystarling.com.png"},"x-apply-url":"https://apply.workable.com/j/3F79400A64","x-work-arrangement":"hybrid","x-experience-level":"entry|mid|senior|staff|executive","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Swift","RxSwift","SnapKit","Realm","Sourcery","SwiftGen","SwiftFormat","SwiftLint","Danger"],"x-skills-preferred":[],"datePosted":"2026-03-20T16:14:43.390Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sydney"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Finance","skills":"Swift, RxSwift, SnapKit, Realm, Sourcery, SwiftGen, SwiftFormat, SwiftLint, Danger"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_02d8b8e9-445"},"title":"IP Design Technical Lead/ Staff ASIC RTL Design Engineer","description":"<p><strong>Overview</strong></p>\n<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p><strong>Job Description</strong></p>\n<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>You are a passionate and forward-thinking digital design expert with a strong foundation in ASIC RTL design and a proven track record of delivering complex, high-performance IP cores. With a Bachelor’s or Master’s degree in EE, EC, or VLSI and over four years of relevant industry experience, you thrive in dynamic, multi-site environments and excel at translating functional specifications into robust, scalable architectures.</p>\n<p><strong>Responsibilities</strong></p>\n<p>Architecting and implementing state-of-the-art RTL designs for the DesignWare IP family, targeting commercial, enterprise, and automotive applications.</p>\n<p>Translating standard and functional specifications into detailed micro-architectures and comprehensive design documentation for medium to high complexity features.</p>\n<p>Leading and contributing hands-on to RTL coding, synthesis, CDC analysis, debug, and test development tasks.</p>\n<p>Collaborating with global teams and engaging directly with customers to understand and refine specification requirements.</p>\n<p>Driving technical excellence in design processes, including linting, static timing analysis, formal checking, and P&amp;R-aware synthesis using tools such as Fusion Compiler.</p>\n<p>Mentoring and technically leading a team of designers, providing guidance on best practices and innovative design methodologies.</p>\n<p>Utilizing version control systems and scripting to manage design flows and automate repetitive tasks for improved efficiency.</p>\n<p><strong>Requirements</strong></p>\n<p>Bachelor’s or Master’s degree in Electrical Engineering, Electronics, VLSI, or related field.</p>\n<p>4+ years of hands-on industry experience in ASIC RTL design, with a strong portfolio of completed projects.</p>\n<p>Deep expertise in data path and control path design, including experience with Reed Solomon FEC, BCH codes, CRC architectures, and MAC SEC engines.</p>\n<p>Proficiency in synthesizable Verilog/SystemVerilog, simulation tools, and design flows including lint, CDC, synthesis, and static timing analysis.</p>\n<p>Familiarity with high-speed design (&gt;600MHz), P&amp;R-aware synthesis, and EDA tools such as Fusion Compiler.</p>\n<p>Experience with version control systems (e.g., Perforce) and scripting languages (Perl, Shell) for design automation.</p>\n<p>Knowledge of industry protocols: Ethernet, DDR, PCIe, USB, MIPI-UFS/Unipro, SD-MMC, AMBA (AMBA2, AXI).</p>\n<p>Exposure to quality processes in IP design and verification is an advantage.</p>\n<p>Prior experience as a technical lead or mentor is highly desirable.</p>\n<p><strong>Who We Are Looking For</strong></p>\n<p>Innovative thinker with a solutions-oriented mindset and a passion for technology.</p>\n<p>Excellent communicator who thrives in collaborative, multicultural, and multi-site environments.</p>\n<p>Natural leader with mentoring abilities, fostering inclusion and diversity within the team.</p>\n<p>Detail-oriented professional with strong analytical and problem-solving skills.</p>\n<p>Self-motivated, adaptable, and eager to drive technical excellence and process improvements.</p>\n<p>Committed to continuous learning and staying ahead of industry trends.</p>\n<p><strong>The Team You’ll Be A Part Of</strong></p>\n<p>You will join the R&amp;D Solutions Group at our Bangalore Design Center, as part of the DesignWare IP Design team. This diverse and innovative group is dedicated to architecting, developing, and delivering cutting-edge IP cores that enable Synopsys’ global customers to achieve their design goals.</p>\n<p><strong>Rewards and Benefits</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_02d8b8e9-445","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/staff-asic-rtl-design-engineer/44408/92577687840","x-work-arrangement":"Onsite","x-experience-level":"Staff","x-job-type":"Full-time","x-salary-range":null,"x-skills-required":["ASIC RTL design","Verilog/SystemVerilog","Simulation tools","Design flows","Linting","Static timing analysis","Formal checking","P&R-aware synthesis","Fusion Compiler","Version control systems","Scripting languages","Industry protocols","Ethernet","DDR","PCIe","USB","MIPI-UFS/Unipro","SD-MMC","AMBA"],"x-skills-preferred":[],"datePosted":"2026-03-10T12:10:55.005Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC RTL design, Verilog/SystemVerilog, Simulation tools, Design flows, Linting, Static timing analysis, Formal checking, P&R-aware synthesis, Fusion Compiler, Version control systems, Scripting languages, Industry protocols, Ethernet, DDR, PCIe, USB, MIPI-UFS/Unipro, SD-MMC, AMBA"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b5f1283c-76e"},"title":"ASIC Digital Design, Sr Staff/Principal Engineer - DDR","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions.</p>\n<p>They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p><strong>Job Description</strong></p>\n<p><strong>Date posted</strong>: 03/09/2026</p>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect.</p>\n<p>Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines.</p>\n<p>We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>Join us to transform the future through continuous technological innovation.</p>\n<p><strong>You Are:</strong></p>\n<p>You are a passionate and accomplished digital design engineer with an unyielding drive for excellence.</p>\n<p>You thrive in technically challenging environments, where your deep understanding of RTL design and system architecture allows you to craft innovative solutions for complex problems.</p>\n<p>With a solid foundation in electrical engineering or VLSI, you have accumulated over five years of hands-on experience in designing and implementing ASIC solutions, particularly focusing on high-performance protocols such as DDR PHY, PCIe, USB, or HBM.</p>\n<p>Your expertise extends beyond individual contribution—you are equally comfortable leading and mentoring small design teams, fostering an environment of collaboration and shared learning.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Lead and Drive all aspects of complete IP Design execution from start to end.</li>\n</ul>\n<ul>\n<li>Architecting, designing, and implementing state-of-the-art RTL for the next-generation high-performance DDR PHY and related IP cores.</li>\n</ul>\n<ul>\n<li>Translating standard and functional specifications into detailed architecture, micro-architecture, and design documentation for medium- to high-complexity features.</li>\n</ul>\n<ul>\n<li>Contributing as an individual designer and also lead other engineers in —handling RTL coding, lint/CDC analysis, synthesis, debug, and test plan development.</li>\n</ul>\n<ul>\n<li>Collaborating with global teams across multiple sites, ensuring cohesive project execution and knowledge sharing.</li>\n</ul>\n<ul>\n<li>Lead and mentor teams of RTL designers, providing technical guidance and fostering professional development.</li>\n</ul>\n<ul>\n<li>Engaging in continuous process improvement, proposing and implementing enhancements to design flows and methodologies.</li>\n</ul>\n<ul>\n<li>Troubleshooting and resolving design and verification issues, ensuring robust and high-quality deliverables.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Directly contributing to the design and delivery of high-performance IP cores that power industry-leading semiconductor solutions worldwide.</li>\n</ul>\n<ul>\n<li>Elevating Synopsys’ reputation for technical excellence and innovation in the IP design space.</li>\n</ul>\n<ul>\n<li>Accelerating the adoption of advanced protocols and interfaces in cutting-edge technologies.</li>\n</ul>\n<ul>\n<li>Enabling customers to achieve faster time-to-market and superior silicon performance.</li>\n</ul>\n<ul>\n<li>Mentoring and uplifting team members, fostering a culture of knowledge sharing and technical growth.</li>\n</ul>\n<ul>\n<li>Driving continuous improvement in design methodologies, enhancing efficiency and product quality.</li>\n</ul>\n<ul>\n<li>Supporting Synopsys’ mission to remain at the forefront of the Era of Pervasive Intelligence through breakthrough silicon solutions.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>Bachelor’s or Master’s degree in Electrical Engineering, Electronics, VLSI, or related discipline.</li>\n</ul>\n<ul>\n<li>10+ years of relevant industry experience in ASIC digital design, with a focus on protocols like DDR, PCIe, USB, or HBM.</li>\n</ul>\n<ul>\n<li>Past experience of leading IP deign projects, team.</li>\n</ul>\n<ul>\n<li>In-depth experience with RTL coding in Verilog/SystemVerilog and simulation tools for ASIC design.</li>\n</ul>\n<ul>\n<li>Strong command of design flows, including lint, CDC, synthesis, static timing analysis, and formal verification.</li>\n</ul>\n<ul>\n<li>Hands-on expertise in architecting and implementing control path-oriented designs (e.g., asynchronous FIFOs, DMA, SPRAM/DPRAM interfaces).</li>\n</ul>\n<ul>\n<li>Familiarity with scripting languages such as Perl or Shell—an advantage.</li>\n</ul>\n<ul>\n<li>Demonstrated ability to technically lead or mentor small teams of engineers.</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>A collaborative team player who thrives in a multi-site, multicultural environment.</li>\n</ul>\n<ul>\n<li>An effective communicator, able to translate complex technical concepts for diverse audiences.</li>\n</ul>\n<ul>\n<li>A proactive problem-solver with strong analytical and troubleshooting skills.</li>\n</ul>\n<ul>\n<li>Self-motivated, showing high initiative and ownership of responsibilities.</li>\n</ul>\n<ul>\n<li>Adaptable and eager to learn, always seeking opportunities for personal and professional growth.</li>\n</ul>\n<ul>\n<li>Committed to fostering a positive, inclusive, and innovative team culture.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of:</strong></p>\n<p>You will join the R&amp;D Solutions Group at our Bengaluru Design Center, a dynamic and diverse team dedicated to the design and development of industry-leading DesignWare IP cores.</p>\n<p>As a Technical Individual Contributor, you will collaborate with global experts in a multi-site environment, contributing to technically challenging projects that push the boundaries of silicon design.</p>\n<p>The team values innovation, continuous learning, and the sharing of knowledge, offering ample opportunities for growth and leadership.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p>Our total rewards include both monetary and non-monetary offerings.</p>\n<p>Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>At Synopsys, we want talented people of every background to feel valued and supported to do their best work.</p>\n<p>Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.</p>\n<p><strong>Benefits</strong></p>\n<p>At Synopsys, innovation is driven by our incredible team around the world.</p>\n<p>We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day.</p>\n<p>We&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>\n<p>Visit Benefits Page</p>\n<ul>\n<li>### Health &amp; Wellness</li>\n</ul>\n<p>Comprehensive medical and healthcare plans that work for you and your family.</p>\n<ul>\n<li>### Time Away</li>\n</ul>\n<p>In addition to company holidays, we have ETO and FTO Programs.</p>\n<ul>\n<li>### Family Support</li>\n</ul>\n<p>Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.</p>\n<ul>\n<li>### ESPP</li>\n</ul>\n<p>Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b5f1283c-76e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-digital-design-sr-staff-principal-engineer-ddr/44408/92599737760","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL design","System architecture","ASIC solutions","High-performance protocols","DDR PHY","PCIe","USB","HBM","Verilog","SystemVerilog","Simulation tools","Design flows","Lint","CDC","Synthesis","Static timing analysis","Formal verification","Control path-oriented designs","Asynchronous FIFOs","DMA","SPRAM/DPRAM interfaces","Scripting languages","Perl","Shell"],"x-skills-preferred":[],"datePosted":"2026-03-10T12:04:48.404Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design, System architecture, ASIC solutions, High-performance protocols, DDR PHY, PCIe, USB, HBM, Verilog, SystemVerilog, Simulation tools, Design flows, Lint, CDC, Synthesis, Static timing analysis, Formal verification, Control path-oriented designs, Asynchronous FIFOs, DMA, SPRAM/DPRAM interfaces, Scripting languages, Perl, Shell"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_370904e5-a61"},"title":"Senior Software Engineer","description":"<p>Join our innovative and fast-paced team within Bing Ads, where we are making impactful advancements in the advertising industry. Our recent achievements have driven significant revenue growth, and we’re seeking driven individuals to help us sustain this momentum. In our team, you’ll work on cutting-edge products for Ad Quality and Publishers monetization, focusing on enhancing user experience, building scalable reporting solutions for publishers, working with distributed systems, and delivering top-quality ads. As a Senior Software Engineer on our team, you will play a crucial role in building solutions for publisher onboarding, ensure publisher quality verification, and provide comprehensive revenue and quality reports. Additionally, you’ll work to deliver top-quality ads to our publishers. This role offers a unique opportunity to accelerate your career growth, deepen your business acumen, and sharpen your technical skills. You’ll be part of a remote team, giving you the flexibility to work from home and manage your schedule efficiently.</p>\n<p>Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees, we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.</p>\n<p>Starting January 26, 2026, Microsoft AI (MAI) employees who live within a 50- mile commute of a designated Microsoft office in the U.S. or 25-mile commute of a non-U.S., country-specific location are expected to work from the office at least four days per week. This expectation is subject to local law and may vary by jurisdiction.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_370904e5-a61","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/senior-software-engineer-90/","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$119,800 – $234,700 per year","x-skills-required":["C#","Java","JavaScript","Python","Advanced React","Redux Toolkit","modular frontend architecture","Webpack","Babel","Jest","React Testing Library","ESLint","Prettier","Docker","Kubernetes","Azure DevOps","YAML pipelines","CI/CD automation","Bash","YAML"],"x-skills-preferred":["monorepo tools","API integration","performance/accessibility best practices"],"datePosted":"2026-03-08T22:19:49.276Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mountain View"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C#, Java, JavaScript, Python, Advanced React, Redux Toolkit, modular frontend architecture, Webpack, Babel, Jest, React Testing Library, ESLint, Prettier, Docker, Kubernetes, Azure DevOps, YAML pipelines, CI/CD automation, Bash, YAML, monorepo tools, API integration, performance/accessibility best practices","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":119800,"maxValue":234700,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b92f86c3-47a"},"title":"Senior Software Engineer","description":"<p>Join our innovative and fast-paced team within Bing Ads, where we are making impactful advancements in the advertising industry. Our recent achievements have driven significant revenue growth, and we’re seeking driven individuals to help us sustain this momentum.</p>\n<p>As a Senior Software Engineer on our team, you will play a crucial role in building solutions for publisher onboarding, ensure publisher quality verification, and provide comprehensive revenue and quality reports. Additionally, you’ll work to deliver top-quality ads to our publishers.</p>\n<p>This role offers a unique opportunity to accelerate your career growth, deepen your business acumen, and sharpen your technical skills. You’ll be part of a remote team, giving you the flexibility to work from home and manage your schedule efficiently.</p>\n<p>Responsibilities:</p>\n<p>Works with appropriate stakeholders to determine user requirements for a set of features.\nContributes to the identification of dependencies, and the development of design documents for a product area with little oversight.\nCreates and implements code for a product, service, or feature, reusing code as applicable.\nContributes to efforts to break down larger work items into smaller work items and provides estimation.\nActs as a Designated Responsible Individual (DRI) working on-call to monitor system/product feature/service for degradation, downtime, or interruptions and gains approval to restore system/product/service for simple problems.\nRemains current in skills by investing time and effort into staying abreast of current developments that will improve the availability, reliability, efficiency, observability, and performance of products while also driving consistency in monitoring and operations at scale.</p>\n<p>Qualifications:</p>\n<p>Bachelor’s Degree in Computer Science or related technical field AND 4+ years technical engineering experience with coding in languages including, but not limited to, C#, Java, JavaScript, or Python OR equivalent experience.</p>\n<p>Advanced React (TypeScript, hooks, Fluent UI), Redux Toolkit, and modular frontend architecture.\nExperience configuring and optimizing Webpack and Babel for modern JavaScript/TypeScript applications.\nStrong testing skills (Jest, React Testing Library), code quality (ESLint, Prettier), and documentation.\nExperience with monorepo tools (Lerna, Nx), API integration, and performance/accessibility best practices.\nProficiency in Docker, Kubernetes, and Azure DevOps (YAML pipelines, CI/CD automation).\nSolid understanding of cloud deployment, release management, and infrastructure scripting (Bash, YAML).\nProven ability to lead technical design, mentor team members, and drive architectural decisions.\nExperience optimizing large-scale systems for reliability, scalability, and maintainability.</p>\n<p>#MicrosoftAI Software Engineering IC4 – The typical base pay range for this role across the U.S. is USD $119,800 – $234,700 per year.\nThere is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $158,400 – $258,000 per year.\nCertain roles may be eligible for benefits and other compensation.\nFind additional benefits and pay information here: <a href=\"https://careers.microsoft.com/us/en/us-corporate-pay\">https://careers.microsoft.com/us/en/us-corporate-pay</a></p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b92f86c3-47a","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Microsoft","sameAs":"https://microsoft.ai","logo":"https://logos.yubhub.co/microsoft.ai.png"},"x-apply-url":"https://microsoft.ai/job/senior-software-engineer-91/","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"USD $119,800 – $234,700 per year","x-skills-required":["C#","Java","JavaScript","Python","React","Redux Toolkit","Webpack","Babel","Jest","React Testing Library","ESLint","Prettier","Docker","Kubernetes","Azure DevOps","Bash","YAML"],"x-skills-preferred":["Advanced React","TypeScript","Fluent UI","Lerna","Nx","API integration","performance/accessibility best practices"],"datePosted":"2026-03-08T22:18:09.422Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Redmond"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C#, Java, JavaScript, Python, React, Redux Toolkit, Webpack, Babel, Jest, React Testing Library, ESLint, Prettier, Docker, Kubernetes, Azure DevOps, Bash, YAML, Advanced React, TypeScript, Fluent UI, Lerna, Nx, API integration, performance/accessibility best practices","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":119800,"maxValue":234700,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ea50b076-736"},"title":"Infrastructure Engineer","description":"<p>Our mission is to automate coding. The first step in our journey is to build the best tool for professional programmers, using a combination of inventive research, design, and engineering. We&#39;re looking for talented infrastructure engineers to join our team and help us build the platform that supports our functionality.</p>\n<p>As an infrastructure engineer at Cursor, you will be responsible for building highly-available distributed systems, dealing with the woes of scaling to millions of programmers, and working with various databases, proxies, caches, task queues, and orchestration systems. You will also be involved in shipping infra for safely computing import graphs and shadow lints.</p>\n<p>Some sample projects you may work on include creating a retrieval system that processes 10,000,000,000+ files, staring at esoteric flame graphs to performance engineer our reranking library, and working with many databases, proxies, caches, task queues, and orchestration systems.</p>\n<p>We&#39;re a team that enjoys spirited debate, crazy ideas, and shipping code. We&#39;re looking for people who are truth-seeking, passionate, and creative, and who are comfortable working in a flat organisational structure.</p>\n<p>Our offices are located in North Beach, San Francisco and Manhattan, New York, and are replete with well-stocked libraries. We&#39;re an in-person team, and we enjoy working together to build something amazing.</p>\n<p>If you&#39;re passionate about building highly-available distributed systems, and you&#39;re looking for a challenging and rewarding role, we&#39;d love to hear from you.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_ea50b076-736","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Cursor","sameAs":"https://cursor.com","logo":"https://logos.yubhub.co/cursor.com.png"},"x-apply-url":"https://cursor.com/careers/software-engineer-infrastructure","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"Competitive salary and benefits package","x-skills-required":["Distributed systems","Database management","Proxy management","Cache management","Task queue management","Orchestration systems","Performance engineering","Reranking library"],"x-skills-preferred":["Flame graph analysis","Import graph computation","Shadow linting"],"datePosted":"2026-03-08T00:18:53.519Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco, New York"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Distributed systems, Database management, Proxy management, Cache management, Task queue management, Orchestration systems, Performance engineering, Reranking library, Flame graph analysis, Import graph computation, Shadow linting"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a3214c3e-ba3"},"title":"Software Engineer, Product Infrastructure (TypeScript DevEx)","description":"<p>Accelerate engineering velocity and reduce friction in the Replit development experience by stewarding our TypeScript monorepo, tooling, and developer workflows. You will be directly impacting all our engineers working in this monorepo daily. By focusing on developer experience, you will act as a force multiplier across all product development teams, enabling faster feature delivery, happier developers, and reduced operational overhead.</p>\n<p>The role combines the technical depth needed to navigate a complex monorepo with the product mindset to understand how infrastructure decisions impact developer productivity and ultimately customer value delivery.</p>\n<p>Additionally, you will be a key decision maker in the Agent&#39;s default stack (Vite + React + Express) and will help the AI team with strategies to improve the Agent&#39;s output and stack.</p>\n<p>This is a first hire in this area, so you will automatically be in a position of leadership and have an accelerated career path as the team undoubtedly grows.</p>\n<p><strong>Responsibilities:</strong></p>\n<ul>\n<li>Maintain and evolve a complex monorepo structure spanning frontend, backend, npm packages, and tooling.</li>\n<li>Own the build pipelines and optimize them to minimize build times and improve developer iteration speed.</li>\n<li>Improve and oversee code generation such as GraphQL and Protocol Buffers to ensure our code is type safe.</li>\n<li>Set the standards for code quality using automation tools such as TypeScript, Prettier and Eslint, building custom rules and plugins to enforce Replit-specific requirements.</li>\n<li>Streamline local development setup and onboarding experience.</li>\n<li>Work with platform teams to improve deployment processes, infrastructure integrations, and external tooling.</li>\n<li>Keep things fresh and modern in our codebase by adopting and leading migrations to better and faster tools.</li>\n<li>Help manage dependencies both internal (public and private) and external, including being the face of the company when interfacing with open-source libraries such as when it comes to sponsorships.</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Expertise in TypeScript build systems such as Vite, TypeScript, webpack, and so on.</li>\n<li>Proficiency with ESLint, Prettier, testing frameworks, and code generation tools.</li>\n<li>Experience managing monorepos or large-scale codebases</li>\n</ul>\n<p><strong>Benefits:</strong></p>\n<ul>\n<li>Competitive Salary &amp; Equity</li>\n<li>401(k) Program with a 4% match</li>\n<li>Health, Dental, Vision and Life Insurance</li>\n<li>Short Term and Long Term Disability</li>\n<li>Paid Parental, Medical, Caregiver Leave</li>\n<li>Commuter Benefits</li>\n<li>Monthly Wellness Stipend</li>\n<li>Autonomous Work Environment</li>\n<li>In Office Set-Up Reimbursement</li>\n<li>Flexible Time Off (FTO) + Holidays</li>\n<li>Quarterly Team Gatherings</li>\n<li>In Office Amenities</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a3214c3e-ba3","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Replit","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/replit.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/replit/34afefd8-f698-4c46-a517-9ced6695b59b","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$180K - $250K","x-skills-required":["TypeScript","Vite","webpack","ESLint","Prettier","testing frameworks","code generation tools","monorepos","large-scale codebases"],"x-skills-preferred":[],"datePosted":"2026-03-07T15:18:47.265Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Foster City, CA"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"TypeScript, Vite, webpack, ESLint, Prettier, testing frameworks, code generation tools, monorepos, large-scale codebases","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":180000,"maxValue":250000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_568dcff2-ed1"},"title":"RTL & Co-design Engineer (junior)","description":"<p><strong>RTL &amp; Co-design Engineer (junior)</strong></p>\n<p><strong>Location</strong></p>\n<p>San Francisco</p>\n<p><strong>Employment Type</strong></p>\n<p>Full time</p>\n<p><strong>Department</strong></p>\n<p>Scaling</p>\n<p><strong>Compensation</strong></p>\n<ul>\n<li>$225K – $445K • Offers Equity</li>\n</ul>\n<p>The base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.</p>\n<ul>\n<li>Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts</li>\n</ul>\n<ul>\n<li>Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)</li>\n</ul>\n<ul>\n<li>401(k) retirement plan with employer match</li>\n</ul>\n<ul>\n<li>Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)</li>\n</ul>\n<ul>\n<li>Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees</li>\n</ul>\n<ul>\n<li>13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)</li>\n</ul>\n<ul>\n<li>Mental health and wellness support</li>\n</ul>\n<ul>\n<li>Employer-paid basic life and disability coverage</li>\n</ul>\n<ul>\n<li>Annual learning and development stipend to fuel your professional growth</li>\n</ul>\n<ul>\n<li>Daily meals in our offices, and meal delivery credits as eligible</li>\n</ul>\n<ul>\n<li>Relocation support for eligible employees</li>\n</ul>\n<ul>\n<li>Additional taxable fringe benefits, such as charitable donation matching and wellness stipends, may also be provided.</li>\n</ul>\n<p>More details about our benefits are available to candidates during the hiring process.</p>\n<p>This role is at-will and OpenAI reserves the right to modify base pay and other compensation components at any time based on individual performance, team or company results, or market conditions.</p>\n<p><strong><strong>About the Team</strong></strong></p>\n<p>OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI’s supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI.</p>\n<p><strong><strong>About the Role</strong></strong></p>\n<p>We’re looking for a RTL Engineer to design and implement key compute, memory, and interconnect components for our custom AI accelerator. You’ll work closely with architecture, verification, physical design, and ML engineers to translate AI workloads into efficient hardware structures. This is a hands-on design role with significant ownership across definition, modeling, and implementation.</p>\n<p>This role is based in San Francisco, CA. We use a hybrid work model of 3 days in the office per week and offer relocation assistance to new employees.</p>\n<p><strong><strong>In this role you will:</strong></strong></p>\n<ul>\n<li>Produce clean, production-quality microarchitecture and RTL for major accelerator subsystems</li>\n</ul>\n<ul>\n<li>Contribute to architectural studies including performance modeling and feasibility analysis.</li>\n</ul>\n<ul>\n<li>Collaborate with software, simulator, and compiler teams to ensure hardware/software co-design and workload fit.</li>\n</ul>\n<ul>\n<li>Partner with DV and PD to ensure functional correctness, timing closure, area/power targets, and clean integration.</li>\n</ul>\n<ul>\n<li>Build and review performance and functional models to validate design intent.</li>\n</ul>\n<ul>\n<li>Participate in design reviews, documentation, and bring-up support across the full silicon lifecycle.</li>\n</ul>\n<p><strong><strong>You Might Thrive In This Role If You Have:</strong></strong></p>\n<ul>\n<li>Graduate-level research or industry experience in computer architecture, AI/ML hardware–software co-design, including workload analysis, dataflow mapping, or accelerator algorithm optimization.</li>\n</ul>\n<ul>\n<li>Expertise writing production-quality RTL in Verilog/SystemVerilog, with a track record of delivering complex blocks to tape-out.</li>\n</ul>\n<ul>\n<li>Experience developing hardware design models or architectural simulators, ideally for AI/ML or high-performance compute systems.</li>\n</ul>\n<ul>\n<li>Familiarity with industry-standard design tools (lint, CDC/RDC, synthesis, STA) and methodologies.</li>\n</ul>\n<ul>\n<li>Ability to work cross-functionally with architecture, ML systems, compilers, and verification teams.</li>\n</ul>\n<ul>\n<li>Strong problem-solving skills and ability to think across abstraction layers, from algorithms to circuits.</li>\n</ul>\n<ul>\n<li>Passion for building industry-leading massive-scale hardware systems.</li>\n</ul>\n<p>_To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations._</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_568dcff2-ed1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/77b815de-b7c5-4b87-8582-e8c752aea849","x-work-arrangement":"hybrid","x-experience-level":"junior","x-job-type":"full-time","x-salary-range":"$225K – $445K • Offers Equity","x-skills-required":["RTL","Verilog","SystemVerilog","Computer Architecture","AI/ML Hardware–Software Co-design","Workload Analysis","Dataflow Mapping","Accelerator Algorithm Optimization","Hardware Design Models","Architectural Simulators","Industry-standard Design Tools","Lint","CDC/RDC","Synthesis","STA","Methodologies"],"x-skills-preferred":[],"datePosted":"2026-03-06T18:39:06.360Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL, Verilog, SystemVerilog, Computer Architecture, AI/ML Hardware–Software Co-design, Workload Analysis, Dataflow Mapping, Accelerator Algorithm Optimization, Hardware Design Models, Architectural Simulators, Industry-standard Design Tools, Lint, CDC/RDC, Synthesis, STA, Methodologies","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":225000,"maxValue":445000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d094148d-0e0"},"title":"RTL & Codesign Engineer","description":"<p><strong>Job Posting</strong></p>\n<p><strong>RTL &amp; Codesign Engineer</strong></p>\n<p><strong>Location</strong></p>\n<p>San Francisco</p>\n<p><strong>Employment Type</strong></p>\n<p>Full time</p>\n<p><strong>Department</strong></p>\n<p>Scaling</p>\n<p><strong>Compensation</strong></p>\n<ul>\n<li>$225K – $445K • Offers Equity</li>\n</ul>\n<p>The base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.</p>\n<ul>\n<li>Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts</li>\n</ul>\n<ul>\n<li>Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)</li>\n</ul>\n<ul>\n<li>401(k) retirement plan with employer match</li>\n</ul>\n<ul>\n<li>Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)</li>\n</ul>\n<ul>\n<li>Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees</li>\n</ul>\n<ul>\n<li>13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)</li>\n</ul>\n<ul>\n<li>Mental health and wellness support</li>\n</ul>\n<ul>\n<li>Employer-paid basic life and disability coverage</li>\n</ul>\n<ul>\n<li>Annual learning and development stipend to fuel your professional growth</li>\n</ul>\n<ul>\n<li>Daily meals in our offices, and meal delivery credits as eligible</li>\n</ul>\n<ul>\n<li>Relocation support for eligible employees</li>\n</ul>\n<ul>\n<li>Additional taxable fringe benefits, such as charitable donation matching and wellness stipends, may also be provided.</li>\n</ul>\n<p>More details about our benefits are available to candidates during the hiring process.</p>\n<p>This role is at-will and OpenAI reserves the right to modify base pay and other compensation components at any time based on individual performance, team or company results, or market conditions.</p>\n<p><strong><strong>About the Team</strong></strong></p>\n<p>OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI’s supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI.</p>\n<p><strong><strong>About the Role</strong></strong></p>\n<p>We’re looking for a RTL Engineer to design and implement key compute, memory, and interconnect components for our custom AI accelerator. You’ll work closely with architecture, verification, physical design, and ML engineers to translate AI workloads into efficient hardware structures. This is a hands-on design role with significant ownership across definition, modeling, and implementation.</p>\n<p>This role is based in San Francisco, CA. We use a hybrid work model of 3 days in the office per week and offer relocation assistance to new employees.</p>\n<p><strong><strong>In this role you will:</strong></strong></p>\n<ul>\n<li>Produce clean, production-quality microarchitecture and RTL for major accelerator subsystems</li>\n</ul>\n<ul>\n<li>Contribute to architectural studies including performance modeling and feasibility analysis.</li>\n</ul>\n<ul>\n<li>Collaborate with software, simulator, and compiler teams to ensure hardware/software co-design and workload fit.</li>\n</ul>\n<ul>\n<li>Partner with DV and PD to ensure functional correctness, timing closure, area/power targets, and clean integration.</li>\n</ul>\n<ul>\n<li>Build and review performance and functional models to validate design intent.</li>\n</ul>\n<ul>\n<li>Participate in design reviews, documentation, and bring-up support across the full silicon lifecycle.</li>\n</ul>\n<p><strong><strong>You Might Thrive In This Role If You Have:</strong></strong></p>\n<ul>\n<li>Graduate-level research or industry experience in computer architecture, AI/ML hardware–software co-design, including workload analysis, dataflow mapping, or accelerator algorithm optimization.</li>\n</ul>\n<ul>\n<li>Expertise writing production-quality RTL in Verilog/SystemVerilog, with a track record of delivering complex blocks to tape-out.</li>\n</ul>\n<ul>\n<li>Experience developing hardware design models or architectural simulators, ideally for AI/ML or high-performance compute systems.</li>\n</ul>\n<ul>\n<li>Familiarity with industry-standard design tools (lint, CDC/RDC, synthesis, STA) and methodologies.</li>\n</ul>\n<ul>\n<li>Ability to work cross-functionally with architecture, ML systems, compilers, and verification teams.</li>\n</ul>\n<ul>\n<li>Strong problem-solving skills and ability to think across abstraction layers, from algorithms to circuits.</li>\n</ul>\n<ul>\n<li>Passion for building industry-leading massive-scale hardware systems.</li>\n</ul>\n<p>_To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations._</p>\n<p><strong>About OpenAI</strong></p>\n<p>OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_d094148d-0e0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/31b998a9-f62a-439e-89e4-b51aea6311f7","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$225K – $445K • Offers Equity","x-skills-required":["RTL","Verilog/SystemVerilog","Computer Architecture","AI/ML Hardware–Software Co-design","Workload Analysis","Dataflow Mapping","Accelerator Algorithm Optimization","Industry-standard Design Tools","Lint","CDC/RDC","Synthesis","STA"],"x-skills-preferred":["Hardware Design Models","Architectural Simulators","AI/ML or High-Performance Compute Systems","Cross-functional Collaboration","Problem-solving Skills","Abstraction Layers"],"datePosted":"2026-03-06T18:28:47.631Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL, Verilog/SystemVerilog, Computer Architecture, AI/ML Hardware–Software Co-design, Workload Analysis, Dataflow Mapping, Accelerator Algorithm Optimization, Industry-standard Design Tools, Lint, CDC/RDC, Synthesis, STA, Hardware Design Models, Architectural Simulators, AI/ML or High-Performance Compute Systems, Cross-functional Collaboration, Problem-solving Skills, Abstraction Layers","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":225000,"maxValue":445000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_44e4761d-ea2"},"title":"Frontend Engineer, Identity","description":"<p><strong>Job Posting</strong></p>\n<p><strong>Frontend Engineer, Identity</strong></p>\n<p><strong>Location</strong></p>\n<p>San Francisco</p>\n<p><strong>Employment Type</strong></p>\n<p>Full time</p>\n<p><strong>Location Type</strong></p>\n<p>On-site</p>\n<p><strong>Department</strong></p>\n<p>Applied AI</p>\n<p><strong>Compensation</strong></p>\n<ul>\n<li>$230K – $325K • Offers Equity</li>\n</ul>\n<p>The base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.</p>\n<ul>\n<li>Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts</li>\n</ul>\n<ul>\n<li>Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)</li>\n</ul>\n<ul>\n<li>401(k) retirement plan with employer match</li>\n</ul>\n<ul>\n<li>Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)</li>\n</ul>\n<ul>\n<li>Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees</li>\n</ul>\n<ul>\n<li>13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)</li>\n</ul>\n<ul>\n<li>Mental health and wellness support</li>\n</ul>\n<ul>\n<li>Employer-paid basic life and disability coverage</li>\n</ul>\n<ul>\n<li>Annual learning and development stipend to fuel your professional growth</li>\n</ul>\n<ul>\n<li>Daily meals in our offices, and meal delivery credits as eligible</li>\n</ul>\n<ul>\n<li>Relocation support for eligible employees</li>\n</ul>\n<ul>\n<li>Additional taxable fringe benefits, such as charitable donation matching and wellness stipends, may also be provided.</li>\n</ul>\n<p>More details about our benefits are available to candidates during the hiring process.</p>\n<p>This role is at-will and OpenAI reserves the right to modify base pay and other compensation components at any time based on individual performance, team or company results, or market conditions.</p>\n<p><strong>About the Team</strong></p>\n<p>The Applied team at OpenAI brings cutting-edge AI technology into the hands of millions of people and businesses worldwide. We build and operate products such as ChatGPT, Sora, and the OpenAI API, delivering state-of-the-art multimodal capabilities across text, image, audio, and video. Our work spans product engineering, large-scale inference, and platform infrastructure — all designed to safely and reliably support global usage.</p>\n<p><strong>About the Role</strong></p>\n<p>As a Frontend Engineer on OpenAI’s Identity team, you’ll build the user-facing experiences that make secure access to OpenAI simple, clear, and trustworthy for organizations. You’ll design and implement core identity flows — such as sign-in, account management, permissions, and admin experiences — that enable enterprises to adopt OpenAI’s products with confidence.</p>\n<p>You’ll work closely with design, product, security, and backend teams to translate complex identity systems like SSO, RBAC, and identity federation into intuitive, reliable interfaces. Your work will directly shape how users and administrators understand and manage access across OpenAI’s products, helping unlock secure, large-scale enterprise adoption of AI.</p>\n<p>This role is based in San Francisco, California. There may be relocation options available.</p>\n<p><strong><strong>In this role, you will:</strong></strong></p>\n<ul>\n<li>Build scalable, reusable frontend components and patterns for core identity experiences, including sign-in flows, account management, permissions, and admin surfaces.</li>\n</ul>\n<ul>\n<li>Partner closely with backend and security engineers to deliver end-to-end identity capabilities such as SSO, RBAC, SCIM provisioning, and delegated access through clear, intuitive interfaces.</li>\n</ul>\n<ul>\n<li>Translate complex authentication and authorization systems (e.g., SAML, OIDC, OAuth) into user experiences that are understandable, reliable, and trustworthy for both admins and end users.</li>\n</ul>\n<ul>\n<li>Help define frontend architecture, standards, and patterns for a shared identity platform used across OpenAI’s products.</li>\n</ul>\n<ul>\n<li>Build internal tools and surfaces that enable teams across OpenAI to integrate, manage, and reason about identity and access control effectively.</li>\n</ul>\n<ul>\n<li>Collaborate with Product, Design, Security, and Go-To-Market partners to turn ambiguous enterprise requirements into high-quality, user-centered interfaces.</li>\n</ul>\n<p><strong>You might thrive here if you:</strong></p>\n<ul>\n<li>Have at least 5+ years of frontend engineering experience building and maintaining production-grade web applications, with a focus on usability, scalability, and long-term maintainability.</li>\n</ul>\n<ul>\n<li>Bring deep frontend expertise and genuine enthusiasm for frontend frameworks, performance optimization, latency, and building reusable, composable UI systems.</li>\n</ul>\n<ul>\n<li>Are excited to take ownership of critical access flows, helping scale and improve sign-in, permissions, and account experiences across OpenAI’s products.</li>\n</ul>\n<ul>\n<li>Enjoy working closely with cross-functional partners — including product, design, security, and go-to-market teams — to shape thoughtful, user-centered solutions.</li>\n</ul>\n<ul>\n<li>Have experience evolving or re-architecting production systems to support new capabilities and increased scale.</li>\n</ul>\n<ul>\n<li>Care deeply about user experience and take pride in crafting interfaces that make complex identity and access systems feel simple and trustworthy.</li>\n</ul>\n<ul>\n<li>Thrive in fast-moving environments where re</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_44e4761d-ea2","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/2f761ecc-02df-4a74-a076-6105b54323f8","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$230K – $325K","x-skills-required":["Frontend engineering","Usability","Scalability","Long-term maintainability","Frontend frameworks","Performance optimization","Latency","Reusable UI systems","Sign-in flows","Account management","Permissions","Admin experiences","SSO","RBAC","Identity federation","SAML","OIDC","OAuth","Frontend architecture","Standards","Patterns","Internal tools","Identity and access control"],"x-skills-preferred":["JavaScript","React","Angular","Vue.js","TypeScript","HTML/CSS","CSS preprocessors","Sass","Less","JavaScript libraries","React hooks","Angular services","Vue.js components","TypeScript type checking","HTML/CSS frameworks","Bootstrap","Material-UI","Tailwind CSS","CSS-in-JS","Styled Components","Emotion","CSS preprocessors","Sass","Less","JavaScript testing","Jest","Mocha","Chai","Enzyme","Cypress","Webpack","Babel","ESLint","Prettier","Code formatting","Code linting","Code refactoring","Code optimization","Code security","Code accessibility","Code maintainability","Code scalability","Code performance","Code reliability","Code testing","Code debugging","Code profiling","Code optimization","Code security","Code accessibility","Code maintainability","Code scalability","Code performance","Code reliability","Code testing","Code debugging","Code profiling"],"datePosted":"2026-03-06T18:27:33.058Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Frontend engineering, Usability, Scalability, Long-term maintainability, Frontend frameworks, Performance optimization, Latency, Reusable UI systems, Sign-in flows, Account management, Permissions, Admin experiences, SSO, RBAC, Identity federation, SAML, OIDC, OAuth, Frontend architecture, Standards, Patterns, Internal tools, Identity and access control, JavaScript, React, Angular, Vue.js, TypeScript, HTML/CSS, CSS preprocessors, Sass, Less, JavaScript libraries, React hooks, Angular services, Vue.js components, TypeScript type checking, HTML/CSS frameworks, Bootstrap, Material-UI, Tailwind CSS, CSS-in-JS, Styled Components, Emotion, CSS preprocessors, Sass, Less, JavaScript testing, Jest, Mocha, Chai, Enzyme, Cypress, Webpack, Babel, ESLint, Prettier, Code formatting, Code linting, Code refactoring, Code optimization, Code security, Code accessibility, Code maintainability, Code scalability, Code performance, Code reliability, Code testing, Code debugging, Code profiling, Code optimization, Code security, Code accessibility, Code maintainability, Code scalability, Code performance, Code reliability, Code testing, Code debugging, Code profiling","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":230000,"maxValue":325000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0b31f810-480"},"title":"ASIC Digital Design, Sr Engineer","description":"<p>Opening.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>You will be responsible for designing and developing cutting-edge semiconductor solutions, including chip architecture, circuit design, and verification. You will work on intricate tasks such as debugs and development of complex digital blocks within next-generation SERDES architectures.</p>\n<ul>\n<li>Run Spyglass CDC/RDC/Lint and Tmax for code quality, clock domain crossing, and reset domain crossing checks.</li>\n<li>Develop and optimize synthesis constraints to ensure robust and high-performance ASIC implementations.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>B.E/B.Tech/M.Tech in Electronics &amp; Communication Engineering, Electrical Engineering, or related field.</li>\n<li>3-8 years of hands-on experience in ASIC digital design, with a strong foundation in HDL coding (Verilog).</li>\n<li>Proficiency in synthesis constraints and basics of Static Timing Analysis (STA).</li>\n<li>Experience with linting and verification tools such as Spyglass CDC/RDC/Lint and Tmax.</li>\n<li>Working knowledge of scripting languages like Perl, Shell, Python, or TCL for design automation.</li>\n<li>Familiarity with high-speed SERDES protocols and RTL implementation is a strong advantage.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0b31f810-480","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/asic-digital-design-sr-engineer/44408/92188289744","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["HDL coding (Verilog)","Synthesis constraints","Static Timing Analysis (STA)","Linting and verification tools","Scripting languages (Perl, Shell, Python, TCL)"],"x-skills-preferred":["High-speed SERDES protocols","RTL implementation"],"datePosted":"2026-03-04T17:10:00.846Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida, Uttar Pradesh, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"HDL coding (Verilog), Synthesis constraints, Static Timing Analysis (STA), Linting and verification tools, Scripting languages (Perl, Shell, Python, TCL), High-speed SERDES protocols, RTL implementation"}]}