{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/link-budgets"},"x-facet":{"type":"skill","slug":"link-budgets","display":"Link Budgets","count":4},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_15cc3ba0-786"},"title":"Payload Operations Engineer","description":"<p>As a Payload Operations Engineer at Astranis, you will play a key role in planning, executing, and optimizing the in-orbit operations of our communications payloads. You&#39;ll combine mission engineering expertise with RF systems understanding to ensure payload performance, reliability, and responsiveness throughout mission life.</p>\n<p>This role is ideal for someone who thrives at the intersection of space operations, RF systems, and software-driven telemetry and control.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Lead daily and long-term payload operations, including performance monitoring, anomaly resolution, and optimization of on-orbit communications systems.</li>\n<li>Support mission design and execution, including link budget validation, mission configuration, and payload commissioning.</li>\n<li>Develop and maintain software tools and dashboards for payload telemetry, trending, and health monitoring.</li>\n<li>Define and implement telemetry and telecommand (TT&amp;amp;C) strategies to ensure safe and reliable operations.</li>\n<li>Coordinate cross-functionally between mission operations, ground software, and RF hardware teams to ensure seamless command and control.</li>\n<li>Perform data analysis of our payload and TT&amp;amp;C performance across the fleet to ensure consistent performance and health of our satellites.</li>\n<li>Participate in mission rehearsals and payload readiness reviews, contributing to mission planning and operations documentation.</li>\n<li>Assist in defining and developing automation strategies for on-orbit payload control and fault detection.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>B.S. or M.S. in Electrical Engineering or related technical field.</li>\n<li>0–7 years of experience in satellite operations, mission engineering, or RF systems engineering.</li>\n<li>Proficiency in Python and comfort developing telemetry visualization or automation tools.</li>\n<li>Experience with telemetry databases, command systems, or mission control software.</li>\n<li>Ability to diagnose and resolve complex system-level issues across hardware and software boundaries.</li>\n<li>Solid understanding of RF systems, modulation/demodulation, and link budgets.</li>\n<li>On call support for payload and TT&amp;amp;C systems, up to one week per month.</li>\n<li>Willing and able to obtain a security clearance.</li>\n<li>Excellent written and verbal communication skills, with a collaborative mindset.</li>\n</ul>\n<p>Bonus:</p>\n<ul>\n<li>Experience in geostationary satellite payload operations.</li>\n<li>Familiarity with ground system architectures and RF test instrumentation.</li>\n<li>Experience with software development tools such as Git.</li>\n<li>Knowledge of embedded systems or spacecraft flight software interfaces.</li>\n<li>Experience with automation frameworks or machine learning applied to telemetry analysis.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_15cc3ba0-786","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Astranis","sameAs":"https://astranis.com/","logo":"https://logos.yubhub.co/astranis.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/astranis/jobs/4618494006","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$120,000-$165,000 USD","x-skills-required":["Python","telemetry visualization","automation tools","telemetry databases","command systems","mission control software","RF systems","modulation/demodulation","link budgets"],"x-skills-preferred":[],"datePosted":"2026-04-24T15:19:14.644Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Python, telemetry visualization, automation tools, telemetry databases, command systems, mission control software, RF systems, modulation/demodulation, link budgets","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":120000,"maxValue":165000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_157cb20b-6ad"},"title":"Senior System Architect, Analog Design","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 700 open roles</p>\n<p><strong>Innovation Starts Here</strong></p>\n<p>Find Jobs For</p>\n<p>Where?When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.</p>\n<p><strong>Senior System Architect, Analog Design-13383</strong></p>\n<p>United States Off-siteSave</p>\n<p><strong>Remote Eligible</strong> Yes<strong>Hire Type</strong> Employee<strong>Job ID</strong> 13383<strong>Base Salary Range</strong> $166000-$249000<strong>Date posted</strong> 11/19/2025</p>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we drive innovations that shape the way we live and connect. Our Enterprise SerDes team leads in high-speed chip design, enabling tomorrow&#39;s connectivity for PCIe and Ethernet. Join us to create the future of pervasive intelligence.</p>\n<p><strong>You Are:</strong></p>\n<p>You are an expert in system-level architecture for serial-link transceivers, with 15+ years of experience and a passion for pushing technology boundaries. You thrive in cross-functional teams, communicate complex ideas clearly, and have a track record of successful product development. Your deep knowledge of high-speed analog/digital design and strong leadership make you an ideal fit.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Architecture: definition of architecture and specifications for the transmitter and receiver</li>\n<li>Modelling: design and maintenance of the system level model</li>\n<li>Signal/Power Integrity: analyzing different signal and power integrity requirements</li>\n<li>Sign-off: system level simulation of the design performance across multiple protocols and channels</li>\n<li>Silicon: qualification and correlation of performance and algorithms in silicon</li>\n<li>Customers: assisting customers on system level performance and algorithmic issues</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>You have a MSc or PhD in Electrical or Computer Engineering with 15+ yrs of experience.</li>\n<li>Familiarity with modelling of SERDES transmitters and receivers in Matlab or similar tool</li>\n<li>Knowledge of circuit topologies in high-speed Rx/Tx SerDes PHY</li>\n<li>Understanding of Tx/Rx equalization techniques.</li>\n<li>Knowledge of CDR architectures and CDR loop dynamics</li>\n<li>Experience in analyzing link budgets for either NRZ and PAM4 high-speed serial links</li>\n<li>Knowledge about common high-speed serial data protocols including Ethernet, OIF, JESD, CPRI</li>\n<li>Experience in lab testing of high-speed serial links</li>\n</ul>\n<p>Due to the cross disciplinary nature of this position, key qualifications include one or more of the following...</p>\n<ul>\n<li>Modelling - experience in Matlab/Simulink/C modeling of circuits and systems</li>\n<li>Communications theory - equalization, coding, noise/crosstalk filtering</li>\n<li>Digital - background in digital signal process (DSP)</li>\n<li>Analog - background in high-speed analog CMOS circuit design</li>\n<li>Hardware - awareness on per-protocol handing of RX and TX adaptation; hands on experience in measurement of transceiver performance</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Drive next-gen connectivity solutions.</li>\n<li>Advance Synopsys’ technical leadership.</li>\n<li>Enable superior performance for customers.</li>\n<li>Mentor and elevate team expertise.</li>\n<li>Contribute to industry standards.</li>\n<li>Promote collaboration and innovation</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>Innovative, collaborative, and detail-oriented leader.</li>\n<li>Strong communicator and problem-solver.</li>\n<li>Committed to diversity and continuous learning.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of:</strong></p>\n<p>You’ll join a collaborative group of analog, digital, and hardware engineers driving enterprise connectivity innovation.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits. Your recruiter will share details during the hiring process.</p>\n<p>#LI-NK4</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_157cb20b-6ad","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hillsboro/senior-system-architect-analog-design-13383/44408/88664321776","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$166000-$249000","x-skills-required":["Matlab","SERDES transmitters and receivers","Circuit topologies","Tx/Rx equalization techniques","CDR architectures","CDR loop dynamics","Link budgets","High-speed serial data protocols","Lab testing"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:19:31.518Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Matlab, SERDES transmitters and receivers, Circuit topologies, Tx/Rx equalization techniques, CDR architectures, CDR loop dynamics, Link budgets, High-speed serial data protocols, Lab testing","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":166000,"maxValue":249000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0b1006f8-b4f"},"title":"Principal SerDes Systems Engineer","description":"<p>We are seeking a Principal SerDes Systems Engineer to join our team. As a Principal SerDes Systems Engineer, you will be responsible for developing and maintaining SerDes system models for NRZ and PAM4 transceivers targeting PCIe (128Gbps+) and Ethernet (200Gbps+) standards. You will also run comprehensive system simulations to verify and sign-off design performance across multiple protocols and channels.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Developing and maintaining SerDes system models for NRZ and PAM4 transceivers targeting PCIe (128Gbps+) and Ethernet (200Gbps+) standards.</li>\n<li>Running comprehensive system simulations to verify and sign-off design performance across multiple protocols and channels.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>M.Sc. or Ph.D. in Electrical or Computer Engineering.</li>\n<li>Strong experience modeling circuits and systems in MATLAB/Simulink.</li>\n<li>Expertise in designing high-speed analog CMOS circuits.</li>\n<li>Solid understanding of DSP and communications theory, including equalization, coding, and noise/crosstalk filtering.</li>\n<li>Proficiency in analyzing link budgets for NRZ and/or PAM4 high-speed serial links.</li>\n<li>Familiarity with wireline protocols (PCIe, Ethernet, JESD204C, CPRI) and optical protocols (LINEAR, RTLR).</li>\n<li>Experience with circuit topologies used in high-speed SerDes Tx/Rx and Tx/Rx equalization techniques.</li>\n<li>Hands-on lab testing for high-speed serial links and proficiency in C/Verilog-A/systemVerilog.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0b1006f8-b4f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/eindhoven/principal-serdes-systems-engineer/44408/92341044576","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["M.Sc. or Ph.D. in Electrical or Computer Engineering","Strong experience modeling circuits and systems in MATLAB/Simulink","Expertise in designing high-speed analog CMOS circuits","Solid understanding of DSP and communications theory, including equalization, coding, and noise/crosstalk filtering","Proficiency in analyzing link budgets for NRZ and/or PAM4 high-speed serial links","Familiarity with wireline protocols (PCIe, Ethernet, JESD204C, CPRI) and optical protocols (LINEAR, RTLR)","Experience with circuit topologies used in high-speed SerDes Tx/Rx and Tx/Rx equalization techniques","Hands-on lab testing for high-speed serial links and proficiency in C/Verilog-A/systemVerilog"],"x-skills-preferred":["Innovative thinker with a passion for cutting-edge technology","Collaborative team player who thrives in a multidisciplinary environment","Analytical problem-solver with meticulous attention to detail","Effective communicator, able to translate complex concepts for diverse audiences","Adaptable and eager to learn, keeping pace with evolving industry trends","Customer-focused, dedicated to delivering exceptional support and results"],"datePosted":"2026-03-06T07:23:19.354Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Eindhoven, North Brabant, Netherlands"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"M.Sc. or Ph.D. in Electrical or Computer Engineering, Strong experience modeling circuits and systems in MATLAB/Simulink, Expertise in designing high-speed analog CMOS circuits, Solid understanding of DSP and communications theory, including equalization, coding, and noise/crosstalk filtering, Proficiency in analyzing link budgets for NRZ and/or PAM4 high-speed serial links, Familiarity with wireline protocols (PCIe, Ethernet, JESD204C, CPRI) and optical protocols (LINEAR, RTLR), Experience with circuit topologies used in high-speed SerDes Tx/Rx and Tx/Rx equalization techniques, Hands-on lab testing for high-speed serial links and proficiency in C/Verilog-A/systemVerilog, Innovative thinker with a passion for cutting-edge technology, Collaborative team player who thrives in a multidisciplinary environment, Analytical problem-solver with meticulous attention to detail, Effective communicator, able to translate complex concepts for diverse audiences, Adaptable and eager to learn, keeping pace with evolving industry trends, Customer-focused, dedicated to delivering exceptional support and results"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_600601e3-040"},"title":"Principal SerDes Systems Engineer","description":"<p>We are seeking a Principal SerDes Systems Engineer to join our team. As a Principal SerDes Systems Engineer, you will be responsible for developing and maintaining SerDes system models for NRZ and PAM4 transceivers targeting PCIe (128Gbps+) and Ethernet (200Gbps+) standards.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Developing and maintaining SerDes system models for NRZ and PAM4 transceivers targeting PCIe (128Gbps+) and Ethernet (200Gbps+) standards.</li>\n<li>Running comprehensive system simulations to verify and sign-off design performance across multiple protocols and channels.</li>\n<li>Designing and proposing advanced algorithms to calibrate and adapt transceivers for optimal performance.</li>\n<li>Correlating simulated performance with silicon measurements to ensure accuracy and reliability.</li>\n<li>Providing expert assistance to customers for system-level performance issues and troubleshooting.</li>\n<li>Collaborating with cross-functional teams of analog, digital, and hardware engineers throughout all stages of development.</li>\n<li>Contributing to lab testing and analysis for high-speed serial links, ensuring robust design validation.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>M.Sc. or Ph.D. in Electrical or Computer Engineering.</li>\n<li>Strong experience modeling circuits and systems in MATLAB/Simulink.</li>\n<li>Expertise in designing high-speed analog CMOS circuits.</li>\n<li>Solid understanding of DSP and communications theory, including equalization, coding, and noise/crosstalk filtering.</li>\n<li>Proficiency in analyzing link budgets for NRZ and/or PAM4 high-speed serial links.</li>\n<li>Familiarity with wireline protocols (PCIe, Ethernet, JESD204C, CPRI) and optical protocols (LINEAR, RTLR).</li>\n<li>Experience with circuit topologies used in high-speed SerDes Tx/Rx and Tx/Rx equalization techniques.</li>\n<li>Hands-on lab testing for high-speed serial links and proficiency in C/Verilog-A/systemVerilog.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_600601e3-040","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/principal-serdes-systems-engineer/44408/92341044560","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["M.Sc. or Ph.D. in Electrical or Computer Engineering","Strong experience modeling circuits and systems in MATLAB/Simulink","Expertise in designing high-speed analog CMOS circuits"],"x-skills-preferred":["Solid understanding of DSP and communications theory, including equalization, coding, and noise/crosstalk filtering","Proficiency in analyzing link budgets for NRZ and/or PAM4 high-speed serial links","Familiarity with wireline protocols (PCIe, Ethernet, JESD204C, CPRI) and optical protocols (LINEAR, RTLR)"],"datePosted":"2026-03-06T07:20:35.625Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga, Ontario, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"M.Sc. or Ph.D. in Electrical or Computer Engineering, Strong experience modeling circuits and systems in MATLAB/Simulink, Expertise in designing high-speed analog CMOS circuits, Solid understanding of DSP and communications theory, including equalization, coding, and noise/crosstalk filtering, Proficiency in analyzing link budgets for NRZ and/or PAM4 high-speed serial links, Familiarity with wireline protocols (PCIe, Ethernet, JESD204C, CPRI) and optical protocols (LINEAR, RTLR)"}]}