Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nThese engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nWe are hiring a Staff Engineer to lead the design and development of cutting-edge DDR/HBM PHY layout IPs for next-generation technologies.
\nAs a Staff Engineer, you will be responsible for leading the design and development of cutting-edge DDR/HBM PHY layout IPs for next-generation technologies. You will work on hands-on execution of layout development, ensuring precision and adherence to industry standards.
\nYou will also mentor and support junior engineers, fostering technical growth and knowledge sharing within the team.
\nEstimating project efforts, planning schedules, and executing projects in cross-functional settings will be another key responsibility.
\nCollaborating with teams to support critical layout, floorplanning requirements, layout reviews, and quality checks will also be a part of your role.
\nManaging the release process, ensuring timely delivery and consistent quality of layout deliverables will be your additional responsibility.
\nKey Responsibilities:
\nLead the design and development of cutting-edge DDR/HBM PHY layout IPs for next-generation technologies.
\nHands-on execution of layout development, ensuring precision and adherence to industry standards.
\nMentor and support junior engineers, fostering technical growth and knowledge sharing within the team.
\nEstimating project efforts, planning schedules, and executing projects in cross-functional settings.
\nCollaborating with teams to support critical layout, floorplanning requirements, layout reviews, and quality checks.
\nManaging the release process, ensuring timely delivery and consistent quality of layout deliverables.
\nRequirements:
\nBTech/MTech degree in Electrical Engineering, Electronics, or related field.
\n5+ years of relevant experience in layout design for CMOS, FinFET, GAA process technologies (7nm and below).
\nExpertise in layout matching techniques, ESD, latch-up, PERC, EMIR, DFM, LEF generation, bond-pad layout, IO frame and pitch requirements.
\nStrong understanding of floorplan techniques and deep submicron effects.
\nProven ability to lead projects and deliver best product quality within tight timelines.
\nPreferred Qualifications:
\nCollaborative and team-oriented, with a commitment to inclusion and diversity.
\nDetail-oriented, with strong problem-solving and analytical skills.
\nEffective communicator, both written and verbal, with excellent interpersonal abilities.
\nAdaptable and eager to learn, embracing new technologies and methodologies.
\nEmpathetic mentor, fostering accountability, ownership, and technical growth in others.
\nBenefits:
\nComprehensive medical and healthcare plans that work for you and your family.
\nIn addition to company holidays, we have ETO and FTO Programs.
\nMaternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
\nPurchase Synopsys common stock at a 15% discount, with a 24 month look-back.
\nSave for your future with our retirement plans that vary by region and country.
\nCompetitive salaries.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_471316cf-932","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/analog-layout-staff-engineer/44408/92693931728","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["layout design","CMOS","FinFET","GAA process technologies","layout matching techniques","ESD","latch-up","PERC","EMIR","DFM","LEF generation","bond-pad layout","IO frame and pitch requirements"],"x-skills-preferred":["collaborative and team-oriented","detail-oriented","effective communicator","adaptable and eager to learn","empathetic mentor"],"datePosted":"2026-04-05T13:21:26.995Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"layout design, CMOS, FinFET, GAA process technologies, layout matching techniques, ESD, latch-up, PERC, EMIR, DFM, LEF generation, bond-pad layout, IO frame and pitch requirements, collaborative and team-oriented, detail-oriented, effective communicator, adaptable and eager to learn, empathetic mentor"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_41cabece-785"},"title":"Layout Design, Sr Supervisor","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nThese engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou are a visionary leader and seasoned layout design professional, passionate about advancing the frontiers of semiconductor technology. With over eight years of hands-on experience, you thrive in dynamic environments where innovation and technical excellence are paramount.
\nYou possess a deep understanding of deep submicron effects, advanced floorplanning techniques, and process technologies like CMOS, FinFET, and GAA at 7nm and below. Your expertise extends to layout matching, ESD, latch-up, PERC, EMIR, DFM, LEF generation, bond-pad layout, and IO frame and pitch requirements.
\nYou are adept at leading multi-disciplinary teams, creating an environment of accountability, ownership, and growth, while mentoring junior engineers and empowering senior team members to excel.
\nYou value diversity and inclusion, fostering a culture where every voice is heard and respected. Your collaborative approach ensures seamless cross-functional coordination, and you have a knack for translating complex technical requirements into actionable project plans.
\nYour communication skills,both written and verbal,enable you to engage effectively with stakeholders at all levels. You are motivated by the opportunity to contribute to high-impact projects, drive innovation in DDR/HBM PHY IP layout, and deliver differentiated products that shape the industry.
\nIf you are ready to lead, inspire, and make a lasting impact, Synopsys is the place for you.
\nLeading the development of next-generation DDR/HBM IP layouts, driving technical innovation and quality excellence.
\nMentoring and managing a team of layout engineers, fostering growth and maximizing individual and team potential.
\nDeveloping and maintaining project schedules, ensuring timely delivery while balancing technical and resource constraints.
\nCollaborating cross-functionally with design, verification, and IP teams to align on project requirements and execution.
\nProviding subject matter expertise in high-speed DDR/HBM IP layout, including floorplanning, layout reviews, and quality checks.
\nExecuting layout matching techniques, ESD, latch-up, PERC, EMIR, DFM, LEF generation, and IO requirement analysis.
\nSupporting layout automation through scripting and tool enhancement, optimizing efficiency and productivity.
\nActing as an advisor to resolve project challenges and guide teams towards innovative solutions.
\nAccelerating the integration of advanced capabilities into SoCs, helping customers achieve unique performance, power, and size targets.
\nReducing time-to-market and risk for differentiated products through robust layout design and technical leadership.
\nDriving continuous improvement in layout methodologies and quality standards across cross-functional teams.
\nEmpowering your team to deliver high-performance DDR/HBM PHY IPs that set industry benchmarks.
\nFostering a collaborative, inclusive work environment that values innovation, accountability, and diversity.
\nContributing to Synopsys’ reputation as the provider of the world’s broadest portfolio of silicon IP.
\nShaping the future of chip design and verification technologies through your expertise and leadership.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_41cabece-785","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/layout-design-sr-supervisor/44408/93269033008","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["deep submicron effects","advanced floorplanning techniques","CMOS","FinFET","GAA","layout matching","ESD","latch-up","PERC","EMIR","DFM","LEF generation","bond-pad layout","IO frame and pitch requirements"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:15.106Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"deep submicron effects, advanced floorplanning techniques, CMOS, FinFET, GAA, layout matching, ESD, latch-up, PERC, EMIR, DFM, LEF generation, bond-pad layout, IO frame and pitch requirements"}]}