42529dfa-e50 Staff Software Engineer (R&D Engineering) We are seeking a highly skilled Staff Software Engineer to join our R&D Engineering team. As a Staff Software Engineer, you will be responsible for designing, implementing, and optimizing algorithms for FPGA partitioning and system-level routing within the ProtoCompiler toolchain. You will also be responsible for debugging, maintaining, and enhancing existing software stack to ensure performance, reliability, and scalability.

XML job scraping automation by YubHub

]]> employee staff onsite C++, algorithmic problem-solving, Linux development environments, scripting languages like TCL and Python, graph theory, static timing analysis concepts, Verilog or digital design flows, FPGA architectures, constraints, implementation flows Engineering Technology Synopsys https://logos.yubhub.co/careers.synopsys.com.png Synopsys is a leading provider of electronic design automation (EDA) software and services. The company's software is used in the design, verification, and manufacturing of complex electronic systems. Synopsys' technology is used by companies around the world to develop innovative products such as smartphones, computers, and medical devices. https://careers.synopsys.com https://careers.synopsys.com/job/erfurt/staff-software-engineer-r-and-d-engineering/44408/92386781696 Erfurt, Free State of Thuringia, Germany 2026-03-06 4259360b-f3d ASIC Physical Design, Sr Engineer We are seeking a highly motivated and experienced ASIC Physical Design, Sr Engineer to join our team. As a Sr Engineer, you will be responsible for leading the physical implementation of high-speed interface IPs from RTL to GDS, ensuring timing and physical sign-off. You will collaborate with cross-functional teams to integrate and verify IP designs to achieve project goals. You will also provide technical guidance and mentorship to junior engineers.

What you'll do

  • Leading the physical implementation of high-speed interface IPs from RTL to GDS, ensuring timing and physical sign-off.
  • Collaborating with cross-functional teams to integrate and verify IP designs to achieve project goals.
  • Providing technical guidance and mentorship to junior engineers.

What you need

  • BE or MSEE with 2+ years of direct physical design experience.
  • Proficiency in full design cycle from RTL to GDSII, with a focus on Physical Design.
  • Solid engineering understanding of IC design, implementation flows, and methodologies for deep submicron design.

XML job scraping automation by YubHub

]]> full-time senior onsite Physical Design, IC Design, Implementation Flows, RTL to GDSII, Physical Sign-off, Timing Closure Engineering Technology Synopsys https://logos.yubhub.co/careers.synopsys.com.png Synopsys is a leading provider of electronic design automation (EDA) software and intellectual property (IP) for the semiconductor industry. The company's technology is used to design and develop complex semiconductor solutions, enabling innovations in various industries. https://careers.synopsys.com https://careers.synopsys.com/job/ho-chi-minh-city/asic-physical-design-sr-engineer-in-da-nang-ho-chi-minh-city/44408/91617487456 Da Nang/Ho Chi Minh City 2026-03-06