{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/implementation-flows"},"x-facet":{"type":"skill","slug":"implementation-flows","display":"Implementation Flows","count":2},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_42529dfa-e50"},"title":"Staff Software Engineer (R&D Engineering)","description":"<p>We are seeking a highly skilled Staff Software Engineer to join our R&amp;D Engineering team. As a Staff Software Engineer, you will be responsible for designing, implementing, and optimizing algorithms for FPGA partitioning and system-level routing within the ProtoCompiler toolchain. You will also be responsible for debugging, maintaining, and enhancing existing software stack to ensure performance, reliability, and scalability.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_42529dfa-e50","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/erfurt/staff-software-engineer-r-and-d-engineering/44408/92386781696","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["C++","algorithmic problem-solving","Linux development environments","scripting languages like TCL and Python"],"x-skills-preferred":["graph theory","static timing analysis concepts","Verilog or digital design flows","FPGA architectures","constraints","implementation flows"],"datePosted":"2026-03-06T07:37:48.619Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Erfurt, Free State of Thuringia, Germany"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C++, algorithmic problem-solving, Linux development environments, scripting languages like TCL and Python, graph theory, static timing analysis concepts, Verilog or digital design flows, FPGA architectures, constraints, implementation flows"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_4259360b-f3d"},"title":"ASIC Physical Design, Sr Engineer","description":"<p>We are seeking a highly motivated and experienced ASIC Physical Design, Sr Engineer to join our team. As a Sr Engineer, you will be responsible for leading the physical implementation of high-speed interface IPs from RTL to GDS, ensuring timing and physical sign-off. You will collaborate with cross-functional teams to integrate and verify IP designs to achieve project goals. You will also provide technical guidance and mentorship to junior engineers.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Leading the physical implementation of high-speed interface IPs from RTL to GDS, ensuring timing and physical sign-off.</li>\n<li>Collaborating with cross-functional teams to integrate and verify IP designs to achieve project goals.</li>\n<li>Providing technical guidance and mentorship to junior engineers.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>BE or MSEE with 2+ years of direct physical design experience.</li>\n<li>Proficiency in full design cycle from RTL to GDSII, with a focus on Physical Design.</li>\n<li>Solid engineering understanding of IC design, implementation flows, and methodologies for deep submicron design.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_4259360b-f3d","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/asic-physical-design-sr-engineer-in-da-nang-ho-chi-minh-city/44408/91617487456","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Physical Design","IC Design","Implementation Flows"],"x-skills-preferred":["RTL to GDSII","Physical Sign-off","Timing Closure"],"datePosted":"2026-03-06T07:23:34.348Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Da Nang/Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Physical Design, IC Design, Implementation Flows, RTL to GDSII, Physical Sign-off, Timing Closure"}]}