<?xml version="1.0" encoding="UTF-8"?>
<source>
  <jobs>
    <job>
      <externalid>c629a0da-f6c</externalid>
      <Title>Security Engineer</Title>
      <Description><![CDATA[<p>We&#39;re seeking a Security Engineer at the senior-level or above focused on hardware, embedded systems, and firmware security to own the security posture of Saronic&#39;s vessel hardware platforms from silicon to system.</p>
<p>You will be the technical authority on hardware root of trust, secure boot, firmware integrity, embedded system hardening, and the security of third-party hardware integrations. Your work ensures that every component on the vessel is resilient against tampering, exploitation, and supply chain compromise, designed in from the start and maintained across the fleet lifecycle.</p>
<p>Key Responsibilities:</p>
<ul>
<li><p>Conduct hardware security assessments including fault injection, side-channel analysis, interface evaluation, and bus protocol analysis across Saronic-built and third-party hardware including sensors, radios, navigation systems, propulsion controllers, and communication modules</p>
</li>
<li><p>Evaluate and harden physical interfaces, debug ports, maintenance access points, and removable media interfaces on vessel hardware</p>
</li>
<li><p>Evaluate supply chain security risks for hardware components and recommend provenance validation, anti-tamper, and attestation controls</p>
</li>
<li><p>Develop and maintain a hardware security testing capability including tooling, methodology, and repeatable test procedures</p>
</li>
<li><p>Design and implement secure boot chains establishing hardware root of trust from power-on through application launch, integrating TPM, secure elements, and HSMs for device identity, key storage, measured boot, and remote attestation</p>
</li>
<li><p>Design and implement secure firmware update mechanisms including signed updates, rollback protection, and verified delivery across the fleet</p>
</li>
<li><p>Own the cryptographic key lifecycle for hardware-bound keys, including provisioning, rotation, revocation, and escrow</p>
</li>
<li><p>Harden embedded Linux systems on vessel platforms, including kernel configuration, mandatory access controls, secure IPC, and attack surface reduction</p>
</li>
<li><p>Secure operational technology protocols and interfaces used in vessel control systems, propulsion, navigation, and sensor fusion including CAN bus, NMEA, and maritime/industrial communication protocols</p>
</li>
<li><p>Define security boundaries, trust zones, and segmentation strategies for vessel-internal compute and communication architectures</p>
</li>
<li><p>Drive threat modeling across vessel hardware subsystems and translate findings into actionable engineering requirements</p>
</li>
<li><p>Produce secure-by-design reference architectures and define hardware and firmware security standards, testing requirements, and acceptance criteria integrated into engineering workflows</p>
</li>
</ul>
<p>Required Qualifications:</p>
<ul>
<li><p>6+ years of hands-on experience in hardware security, embedded systems security, firmware security, or a closely related security engineering role</p>
</li>
<li><p>Deep expertise in hardware hacking techniques including fault injection, side-channel attacks, JTAG/SWD exploitation, bus sniffing/injection, and physical security assessments</p>
</li>
<li><p>Demonstrated experience designing and implementing secure boot chains, hardware root of trust, and secure firmware update mechanisms in production systems</p>
</li>
<li><p>Strong experience assessing third-party hardware integrations and evaluating supply chain security risks</p>
</li>
<li><p>Deep knowledge of embedded Linux security hardening, kernel security, and mandatory access control frameworks</p>
</li>
<li><p>Experience with operational technology security, industrial protocols, or control system security</p>
</li>
<li><p>Proficiency in C, C++, Python, or Rust in the context of firmware, embedded, or systems-level security work, and with hardware security testing tools</p>
</li>
<li><p>Ability to obtain and maintain a security clearance</p>
</li>
</ul>
<p>Preferred Qualifications:</p>
<ul>
<li><p>Experience in defense, aerospace, robotics, autonomy, maritime, or other high-assurance environments</p>
</li>
<li><p>Experience with autonomous systems, unmanned vehicles, or safety-critical embedded platforms</p>
</li>
<li><p>Experience with RTOS, microcontroller security, or resource-constrained device environments</p>
</li>
<li><p>Knowledge of CAN bus, NMEA protocols, maritime communication systems, RF/GPS/GNSS security, or ICS security standards</p>
</li>
<li><p>Familiarity with defense or safety-critical compliance frameworks (NIST SP 800-53, IEC 62443, Common Criteria, or equivalent)</p>
</li>
<li><p>Relevant certifications such as OSEE, GXPN, GSE, or hardware-focused credentials</p>
</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>Hardware security, Embedded systems security, Firmware security, Fault injection, Side-channel analysis, Interface evaluation, Bus protocol analysis, Physical security assessments, Secure boot chains, Hardware root of trust, Firmware integrity, Embedded system hardening, Third-party hardware integrations, Supply chain security risks, Provenance validation, Anti-tamper, Attestation controls, Hardware security testing, Tooling, Methodology, Repeatable test procedures, Device identity, Key storage, Measured boot, Remote attestation, Signed updates, Rollback protection, Verified delivery, Cryptographic key lifecycle, Provisioning, Rotation, Revocation, Escrow, Embedded Linux systems, Kernel configuration, Mandatory access controls, Secure IPC, Attack surface reduction, Operational technology protocols, Industrial protocols, Control system security, CAN bus, NMEA, Maritime/industrial communication protocols, Security boundaries, Trust zones, Segmentation strategies, Threat modeling, Actionable engineering requirements, Secure-by-design reference architectures, Hardware and firmware security standards, Testing requirements, Acceptance criteria, Engineering workflows, C, C++, Python, Rust, Hardware security testing tools, Defense, Aerospace, Robotics, Autonomy, Maritime, High-assurance environments, Autonomous systems, Unmanned vehicles, Safety-critical embedded platforms, RTOS, Microcontroller security, Resource-constrained device environments, NMEA protocols, Maritime communication systems, RF/GPS/GNSS security, ICS security standards, Defense or safety-critical compliance frameworks, OSEE, GXPN, GSE, Hardware-focused credentials</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Saronic Technologies</Employername>
      <Employerlogo>https://logos.yubhub.co/saronictechnologies.com.png</Employerlogo>
      <Employerdescription>Saronic Technologies is a leader in revolutionizing defense autonomy at sea, dedicated to developing state-of-the-art solutions that enhance maritime operations for the Department of Defense (DoD) through autonomous and intelligent platforms.</Employerdescription>
      <Employerwebsite>https://www.saronictechnologies.com/</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://jobs.lever.co/saronic/4b15b1b4-3c34-47ad-b964-dbcf0f8a3dc4</Applyto>
      <Location>San Francisco</Location>
      <Country></Country>
      <Postedate>2026-04-17</Postedate>
    </job>
    <job>
      <externalid>459d7a0d-23e</externalid>
      <Title>Technical Program Manager, Inference Performance</Title>
      <Description><![CDATA[<p>As a Technical Program Manager for Inference, you&#39;ll be the critical bridge between our inference systems and the broader organisation. You&#39;ll drive strategic initiatives across inference runtime and accelerator performance—coordinating model launches, managing cross-platform dependencies, and ensuring reliability across multiple hardware targets.</p>
<p><strong>Responsibilities:</strong></p>
<ul>
<li><strong>Systems Integration &amp; Coordination</strong>: Lead cross-functional initiatives for new infrastructure integration, establishing clear ownership, timelines, and communication channels between teams. Drive end-to-end planning for major infrastructure transitions including platform modernization and new tech adoption.</li>
<li><strong>Performance &amp; Efficiency:</strong> Partner with engineering teams to identify optimisation opportunities, track performance metrics, and prioritise work that unlocks capacity gains. Coordinate across runtime and accelerator layers to ensure efficiency wins ship without compromising reliability.</li>
<li><strong>Launch Coordination:</strong> Drive end-to-end readiness for model and feature launches across multiple hardware platforms. Establish processes for cross-platform validation, manage launch timelines, and ensure smooth handoffs between runtime, accelerator, and downstream teams.</li>
<li><strong>Strategic Planning:</strong> Own and prioritise the inference deployment roadmap, working closely with engineering leadership to prioritise initiatives and manage dependencies. Provide visibility into upcoming changes and their organisational impact.</li>
<li><strong>Stakeholder Communication:</strong> Build strong relationships across research, engineering, and product teams to understand requirements and constraints. Translate technical complexities into clear updates for leadership and ensure alignment on priorities and timelines.</li>
<li><strong>Process Improvement:</strong> Identify inefficiencies in current workflows and drive systematic improvements. Establish metrics and dashboards to track infrastructure health, capacity utilisation, and deployment success rates.</li>
</ul>
<p><strong>You may be a good fit if you:</strong></p>
<ul>
<li>Have several years of experience in technical program management, with proven success delivering complex infrastructure programs, preferably in ML/AI systems or large-scale distributed systems</li>
<li>Have deep technical understanding of inference systems, compilers, or hardware accelerators to engage substantively with engineers and identify technical risks.</li>
<li>Excel at creating structure and processes in ambiguous environments, bringing clarity to complex cross-team initiatives</li>
<li>Have strong stakeholder management skills and can build trust with both technical and non-technical partners</li>
<li>Are comfortable navigating competing priorities and using data to drive technical decisions</li>
<li>Have experience with infrastructure scaling initiatives, hardware integrations, or deployment governance</li>
<li>Thrive in fast-paced environments and can balance strategic planning with tactical execution</li>
<li>Are passionate about AI infrastructure and understand the unique challenges of deploying and scaling large language models</li>
</ul>
<p><strong>Logistics</strong></p>
<ul>
<li><strong>Education requirements:</strong> We require at least a Bachelor&#39;s degree in a related field or equivalent experience.</li>
<li><strong>Location-based hybrid policy:</strong> Currently, we expect all staff to be in one of our offices at least 25% of the time. However, some roles may require more time in our offices.</li>
<li><strong>Visa sponsorship:</strong> We do sponsor visas! However, we aren&#39;t able to successfully sponsor visas for every role and every candidate. But if we make you an offer, we will make every reasonable effort to get you a visa, and we retain an immigration lawyer to help with this.</li>
</ul>
<p><strong>How we&#39;re different</strong></p>
<p>We believe that the</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>hybrid</Workarrangement>
      <Salaryrange>$290,000 - $365,000USD</Salaryrange>
      <Skills>technical program management, inference systems, compilers, hardware accelerators, cross-functional initiatives, model launches, cross-platform dependencies, reliability, performance metrics, capacity gains, efficiency wins, runtime, accelerator layers, launch timelines, smooth handoffs, strategic planning, inference deployment roadmap, engineering leadership, prioritisation, dependencies, visibility, upcoming changes, organisational impact, stakeholder communication, requirements, constraints, technical complexities, clear updates, leadership, alignment, priorities, timelines, process improvement, inefficiencies, workflows, systematic improvements, metrics, dashboards, infrastructure health, capacity utilisation, deployment success rates, infrastructure scaling initiatives, hardware integrations, deployment governance, fast-paced environments, strategic planning, tactical execution, AI infrastructure, large language models</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Anthropic</Employername>
      <Employerlogo>https://logos.yubhub.co/anthropic.com.png</Employerlogo>
      <Employerdescription>Anthropic&apos;s mission is to create reliable, interpretable, and steerable AI systems. The company is a quickly growing group of committed researchers, engineers, policy experts, and business leaders working together to build beneficial AI systems.</Employerdescription>
      <Employerwebsite>https://job-boards.greenhouse.io</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://job-boards.greenhouse.io/anthropic/jobs/5107763008</Applyto>
      <Location>San Francisco, CA | Seattle, WA</Location>
      <Country></Country>
      <Postedate>2026-03-08</Postedate>
    </job>
  </jobs>
</source>