<?xml version="1.0" encoding="UTF-8"?>
<source>
  <jobs>
    <job>
      <externalid>d416110b-f79</externalid>
      <Title>PNR Applications Engineer, Staff</Title>
      <Description><![CDATA[<p>We are seeking a PNR Applications Engineer, Staff to join our Customer Success Group business. The primary focus of this role is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</p>
<p>Key responsibilities include:</p>
<ul>
<li>Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)</li>
<li>RTL to GDSII full flow experience or knowledge is preferable</li>
<li>Strong interest and understanding of Advanced Node &amp; Design methodologies are required.</li>
<li>In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.</li>
<li>Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred</li>
<li>Back end P&amp;R tools (Fusion Compiler, ICC2, Innovus)</li>
<li>Excellent verbal and written presentation/communication skills are mandatory.</li>
</ul>
<p>Requirements include:</p>
<ul>
<li>BSEE or equivalent, required with 7+ years of experience, or MSEE, or equivalent with 5+ years of experience.</li>
<li>Tool knowledge: front end Synthesis and back end PnR tools (Fusion Compiler, ICC2, Design Compiler, Genus),</li>
<li>Tool knowledge: STA (Primetime, Tempus)</li>
</ul>
<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>employee</Jobtype>
      <Experiencelevel>staff</Experiencelevel>
      <Workarrangement></Workarrangement>
      <Salaryrange>$129000-$193000</Salaryrange>
      <Skills>ASIC design, Industry-standard tools, RTL to GDSII full flow, Advanced Node &amp; Design methodologies, Synopsys Back end tool, Clock Tree Synthesis methodologies, Back end P&amp;R tools, Front end Synthesis, Back end PnR tools, STA (Primetime, Tempus)</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a technology company that designs and verifies advanced silicon chips.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/sunnyvale/pnr-applications-engineer-staff/44408/92664451888</Applyto>
      <Location>Sunnyvale</Location>
      <Country></Country>
      <Postedate>2026-04-05</Postedate>
    </job>
    <job>
      <externalid>04934540-478</externalid>
      <Title>Physical Design Specialist (PDS)</Title>
      <Description><![CDATA[<p>We are looking for a Physical Design Specialist (PDS) to join our team. In this role, you will be responsible for supporting the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</p>
<p><strong>What you&#39;ll do</strong></p>
<ul>
<li>The primary focus of the Physical Design Specialist (PDS) is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</li>
<li>In addition, PDS AEs will articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2).</li>
</ul>
<p><strong>What you need</strong></p>
<ul>
<li>Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)</li>
<li>RTL to GDSII full flow experience or knowledge is preferable</li>
<li>Strong interest and understanding of Advanced Node &amp; Design methodologies are required.</li>
<li>In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.</li>
<li>Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred</li>
<li>Excellent verbal and written presentation/communication skills are mandatory.</li>
<li>Customer sensitivity, the ability to multiplex many issues &amp; set priorities, and the desire to help customers exploit new technologies are essential for success in the position.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>Design Implementation experience, RTL to GDSII full flow experience, Strong interest and understanding of Advanced Node &amp; Design methodologies, In-depth Synopsys Back end tool experience, Knowledge of several Clock Tree Synthesis methodologies, Excellent verbal and written presentation/communication skills, Customer sensitivity, BSEE or equivalent, Tool knowledge expected: Back end P&amp;R tools (Fusion Compiler, ICC2, Innovus), Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus), Tool knowledge (preferred): STA (Primetime, Tempus)</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of solutions for designing and verifying advanced silicon chips. They enable their customers to optimize chips for power, cost, and performance, eliminating months off their project schedules.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/bengaluru/applications-engineering-principal-engineer/44408/90265976416</Applyto>
      <Location>Bengaluru, Karnataka, India</Location>
      <Country></Country>
      <Postedate>2026-03-06</Postedate>
    </job>
  </jobs>
</source>