<?xml version="1.0" encoding="UTF-8"?>
<source>
  <jobs>
    <job>
      <externalid>71dc7bd3-6ee</externalid>
      <Title>Applications Engineering, Architect- Emulation</Title>
      <Description><![CDATA[<p>Engineer the Future with Us</p>
<p>We currently have 614 open roles</p>
<p><strong>Job Summary</strong></p>
<p>You are a passionate and driven professional with a profound mastery of hardware-assisted verification (HAV), using emulation and FPGA prototyping methodologies, with a sharp focus on performance optimization. Your expertise covers the entire lifecycle of HW/SW product development, from early RTL verification to software bring up and platform delivery.</p>
<p><strong>Responsibilities</strong></p>
<ul>
<li>Drive advanced product capabilities and innovations in emulation runtime performance for industry-leading platforms.</li>
<li>Engage in the full product lifecycle, from feature definition and implementation to rigorous testing, quality measurement, and customer deployment.</li>
<li>Collaborate closely with internal stakeholders, including Application Engineering peers and R&amp;D teams, to deliver superior outcomes for customers.</li>
<li>Provide technical leadership and product evaluation support to key emulation customers across the globe.</li>
<li>Lead comprehensive root cause analyses to resolve and prevent emulation performance bottlenecks.</li>
<li>Ensure the highest standards of verification for SoC designs, contributing to the creation of robust and reliable products.</li>
</ul>
<p><strong>What You’ll Need</strong></p>
<ul>
<li>Minimum 12+ years of experience in emulation methodology, spanning early RTL verification to software bring up.</li>
<li>Proven expertise in verification, with a focus on System on Chip (SoC) design bring-up and validation.</li>
<li>Comprehensive knowledge of the architecture of emulation / FPGA prototyping platforms and their eco-systems.</li>
<li>A good understanding of the compilation and runtime flows on these emulation platforms.</li>
<li>Demonstrated experience in using debug features of these emulation platforms, and in conducting root cause analysis for emulation runtime performance issues.</li>
</ul>
<p><strong>Benefits</strong></p>
<ul>
<li>Competitive salary and benefits package</li>
<li>Opportunities for career growth and professional development</li>
<li>Collaborative and dynamic work environment</li>
<li>Recognition and rewards for outstanding performance</li>
</ul>
<p><strong>Who You Are</strong></p>
<ul>
<li>A collaborative team player who thrives in dynamic, fast-paced environments.</li>
<li>Detail-oriented and analytical, with exceptional problem-solving skills.</li>
<li>Curious, adaptable, and eager to embrace new challenges and responsibilities.</li>
<li>An effective communicator, skilled at conveying complex technical information to diverse audiences.</li>
<li>An innovative thinker with a passion for continuous improvement and learning.</li>
</ul>
<p><strong>The Team You’ll Be A Part Of</strong></p>
<p>You’ll join the Product Engineering (PE) team within the TPG division at Synopsys Bangalore office. This team is at the forefront of delivering and deploying next-generation performance technologies in ZeBu platforms to customers worldwide. As a pivotal member, you will engage in technically challenging projects with significant responsibilities and visibility, all while enjoying a supportive environment that fosters career growth, innovation, and professional development.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>emulation methodology, hardware-assisted verification, FPGA prototyping, RTL verification, software bring up, System on Chip (SoC) design bring-up and validation, compilation and runtime flows, debug features, root cause analysis</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys leads in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/bengaluru/applications-engineering-architect-emulation/44408/80107531584</Applyto>
      <Location>Bengaluru</Location>
      <Country></Country>
      <Postedate>2026-04-05</Postedate>
    </job>
    <job>
      <externalid>48da4c00-386</externalid>
      <Title>Design Architect (PCIe/CXL Expert)</Title>
      <Description><![CDATA[<p>You are a visionary and highly experienced logic design expert with a passion for building next-generation hardware solutions. With a strong foundation in PCI Express (PCIe) and/or Compute Express Link (CXL) protocols, you thrive in challenging technical environments, pushing the boundaries of what’s possible in high-speed, complex SoC-class platforms. Your background combines deep hands-on expertise in FPGA architecture, RTL design, and hardware validation, making you a go-to leader for mission-critical projects. You excel at architecting robust, production-quality subsystems and are adept at navigating the intricacies of hardware/software co-design and debugging.</p>
<p>You are a natural collaborator and mentor, able to bridge the gap between technical and non-technical stakeholders. Your global perspective and excellent communication skills enable you to work seamlessly with cross-functional teams and customers around the world. You are energized by opportunities to lead, whether it’s guiding feature rollouts, solving tough engineering challenges, or supporting cutting-edge customer deployments. Always eager to learn and adapt, you stay at the forefront of industry advances in FPGA, high-speed protocols, and system design. Your commitment to quality, innovation, and continuous improvement sets you apart as a leader in your field.</p>
<p><strong>What You’ll Be Doing:</strong></p>
<ul>
<li>Architecting, designing, and implementing PCIe/CXL-based FPGA subsystems for advanced SoC emulation and prototyping platforms.</li>
<li>Developing and optimizing RTL code for Xilinx UltraScale, UltraScale+, and Versal FPGAs, ensuring high performance and efficient resource usage.</li>
<li>Designing and integrating high-speed serial interfaces, DMA engines, memory/cache-coherent protocols, and complex system interconnects.</li>
<li>Leading hardware validation and debugging activities across both hardware and software domains to deliver robust, production-quality solutions.</li>
<li>Collaborating with R&amp;D, Applications, Field Engineering, and Marketing teams to gather requirements, define features, and support global customer deployments.</li>
<li>Driving alpha/beta feature rollout, providing expert technical support, and ensuring successful adoption of ZeBu/HAPS platforms by customers worldwide.</li>
</ul>
<p><strong>The Impact You Will Have:</strong></p>
<ul>
<li>Enabling industry-leading SoC emulation and prototyping platforms that accelerate time-to-market for Synopsys customers.</li>
<li>Delivering high-performance, reliable hardware solutions that set benchmarks in PCIe/CXL protocol integration and validation.</li>
<li>Enhancing the capabilities of ZeBu and HAPS platforms, empowering semiconductor companies to innovate faster and more efficiently.</li>
<li>Driving adoption of advanced emulation technologies across AI, server, storage, and data center markets.</li>
<li>Mentoring and guiding engineering teams, fostering a culture of technical excellence and innovation.</li>
<li>Building lasting partnerships with global customers by providing expert-level support and thought leadership in high-speed protocol design</li>
</ul>
<p><strong>What You’ll Need:</strong></p>
<ul>
<li>Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or related field.</li>
<li>12+ years of experience in ASIC/FPGA logic design for complex SoC-level systems.</li>
<li>Expert-level knowledge of PCIe (Gen4–Gen6) and/or CXL (1.1/2.0/3.0) protocols, including link training, TLP/CXL.io/cache/mem, flow control, and error handling.</li>
<li>7+ years of hands-on Xilinx FPGA experience, including transceiver/SERDES integration and FPGA prototyping flows.</li>
<li>Strong proficiency in RTL development (SystemVerilog/Verilog) and comprehensive understanding of the hardware development cycle (simulation, synthesis, timing analysis).</li>
<li>Solid grasp of FPGA architecture, clocking/reset design, CDC, and debugging high-speed interfaces.</li>
<li>Experience in Unix/Linux development environments.</li>
</ul>
<p><strong>Who You Are:</strong></p>
<ul>
<li>Collaborative team player with excellent communication skills and a global mindset.</li>
<li>Proactive problem solver who thrives in dynamic, fast-paced environments.</li>
<li>Strong technical leader and mentor, passionate about sharing knowledge and guiding teams.</li>
<li>Detail-oriented, self-motivated, and committed to delivering high-quality, reliable solutions.</li>
<li>Adaptable and eager to stay updated with the latest industry trends and technologies.</li>
<li>Customer-focused, with a dedication to supporting and enabling client success.</li>
</ul>
<p><strong>The Team You’ll Be A Part Of:</strong></p>
<p>You will join a world-class, multidisciplinary engineering team passionate about developing state-of-the-art emulation and prototyping solutions. The team values technical excellence, innovation, and collaboration, working closely with global colleagues in R&amp;D, customer support, and product management. Together, you will tackle some of the most complex challenges in hardware design, driving the future of high-speed, scalable SoC platforms for leading-edge industries.</p>
<p><strong>Rewards and Benefits:</strong></p>
<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>
<p>At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>PCIe, CXL, FPGA, RTL design, hardware validation, Unix/Linux development environments, Xilinx FPGA experience, transceiver/SERDES integration, FPGA prototyping flows, SystemVerilog/Verilog, hardware development cycle, simulation, synthesis, timing analysis</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of electronic design automation (EDA) software and services. The company is headquartered in Mountain View, California, and has a global presence with offices in over 30 countries.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/shanghai/design-architect-pcie-cxl-expert/44408/92113189568</Applyto>
      <Location>Shanghai</Location>
      <Country></Country>
      <Postedate>2026-03-09</Postedate>
    </job>
  </jobs>
</source>