{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/fpga-architectures"},"x-facet":{"type":"skill","slug":"fpga-architectures","display":"Fpga Architectures","count":1},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_42529dfa-e50"},"title":"Staff Software Engineer (R&D Engineering)","description":"

We are seeking a highly skilled Staff Software Engineer to join our R&D Engineering team. As a Staff Software Engineer, you will be responsible for designing, implementing, and optimizing algorithms for FPGA partitioning and system-level routing within the ProtoCompiler toolchain. You will also be responsible for debugging, maintaining, and enhancing existing software stack to ensure performance, reliability, and scalability.

\n

XML job scraping automation by YubHub

","url":"https://yubhub.co/jobs/job_42529dfa-e50","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/erfurt/staff-software-engineer-r-and-d-engineering/44408/92386781696","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["C++","algorithmic problem-solving","Linux development environments","scripting languages like TCL and Python"],"x-skills-preferred":["graph theory","static timing analysis concepts","Verilog or digital design flows","FPGA architectures","constraints","implementation flows"],"datePosted":"2026-03-06T07:37:48.619Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Erfurt, Free State of Thuringia, Germany"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C++, algorithmic problem-solving, Linux development environments, scripting languages like TCL and Python, graph theory, static timing analysis concepts, Verilog or digital design flows, FPGA architectures, constraints, implementation flows"}]}