Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing. They work on assignments like designing, developing, and troubleshooting software, leveraging the state-of-the-art technologies like AI/ML, GenAI and Cloud. Their critical contributions enable world-wide EDA designers to extend the frontiers of semiconductors and chip development.
\nYou are a passionate Computer Scientist with an exceptional analytical mind, driven by curiosity and a desire to solve some of the most challenging problems in automated logical reasoning and symbolic computation. You thrive in intellectually stimulating environments, enjoying the pursuit of innovative solutions within deep technology domains. Your expertise spans formal methods, algorithms, and complexity theory, enabling you to tackle large-scale, industrial verification challenges with confidence and creativity.
\nYou bring hands-on experience in developing robust software solutions, particularly in C/C++. Whether your background is academic or industry, your contributions have been recognized by peers, and you are eager to collaborate with leading experts in the field. You understand the nuances of hardware architecture and design languages like SystemVerilog, or you are enthusiastic to learn them, appreciating their impact on verification excellence.
\nYou are adaptable, open to new ideas, and motivated by continuous learning. You value diversity of thought, enjoy working in collaborative teams, and are committed to advancing the state of the art in formal verification. You believe in the transformative power of AI/ML-assisted design flows and are excited to shift the paradigm from design-centric to verification-centric innovation. Above all, you are ready to make a significant impact in the future of technology by joining the Synopsys Formal Technology Group.
\nDesigning and implementing advanced formal verification algorithms and proof engines for large-scale VLSI chip designs.\nDeveloping scalable, memory-efficient, and mathematically robust solvers to address industry-leading verification challenges.\nIntegrating innovative solutions into the Synopsys VC Formal platform, enhancing its capabilities and usability for thousands of engineers worldwide.\nCollaborating with cross-functional teams to extend formal verification technologies into domains such as hardware security, functional safety, and low power.\nEngaging with customers and industry partners to understand their verification needs and deliver best-in-class solutions.\nContributing to the formal verification community through peer-reviewed publications, technical presentations, and mentorship of junior team members.
\nAdvancing the scalability and reliability of formal verification tools used by leading chip design companies.\nBreaking complexity barriers, enabling verification of the most challenging and extensive industrial designs.\nDriving innovation in AI/ML-assisted design flows, transforming the verification landscape for the semiconductor industry.\nEmpowering customers to achieve functional safety, hardware security, and low power goals in their products.\nFacilitating widespread adoption of formal methods across diverse domains and applications.\nFostering a collaborative, intellectually rich environment that inspires continuous learning and knowledge sharing.
\n8-10 years of relevant experience\nExpertise in formal methods, model checking, theorem proving, and equivalence checking.\nStrong proficiency in algorithms, data structures, and complexity analysis.\nProfessional coding skills in C/C++ and experience developing large-scale software systems.\nBackground in hardware architecture and familiarity with design languages such as SystemVerilog (preferred but not required).\nPeer recognition in the formal verification community, such as publications or industry accolades.
\nAnalytical thinker with a keen eye for detail and problem-solving.\nCollaborative team player who values diversity and open communication.\nInnovative and adaptable, willing to embrace new technologies and methodologies.\nDriven by curiosity and a passion for continuous learning.\nResilient in the face of challenging technical problems and complexity.
\nYou’ll join the Synopsys VC Formal R&D Team,a vibrant community of talent and expertise dedicated to advancing formal verification technologies. The team is renowned for solving deep theoretical and practical problems and integrating them into world-leading verification tools. You will collaborate with experts in formal methods, software engineering, and AI/ML, contributing to the proliferation of formal verification across hardware security, functional safety, low power, and more.
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nIn addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_7f282b7c-68c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hillsboro/sr-staff-formal-verification-r-and-d-engineer/44408/93232526192","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"$144000-$216000","x-skills-required":["formal methods","model checking","theorem proving","equivalence checking","algorithms","data structures","complexity analysis","C/C++","SystemVerilog"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:22.176Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hillsboro"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"formal methods, model checking, theorem proving, equivalence checking, algorithms, data structures, complexity analysis, C/C++, SystemVerilog","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":144000,"maxValue":216000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b455ed20-1e0"},"title":"Applications Engineering, Sr Staff Engineer - RTL2GDS Application Specialist","description":"We are seeking a highly skilled Applications Engineering, Sr Staff Engineer - RTL2GDS Application Specialist to join our team. As a key member of our Silicon Design & Verification team, you will be responsible for providing expert technical guidance and engineering insight to support Synopsys product adoption and usability for leading semiconductor customers.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_b455ed20-1e0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/applications-engineering-sr-staff-engineer-rtl2gds-application-specialist/44408/92176305600","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":"$157000-$235000","x-skills-required":["RTL to GDSII full flow","advanced node design methodologies","synthesis","physical design","static timing analysis","equivalence checking","parasitic extraction","DRC/LVS","power analysis"],"x-skills-preferred":["Perl","Tcl","Python","CAD automation methods","Design Compiler","ICC2","Fusion Compiler","Genus","Innovus","STA","IR drop analysis","Extraction","Formal verification"],"datePosted":"2026-03-06T07:26:03.775Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale, California"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"RTL to GDSII full flow, advanced node design methodologies, synthesis, physical design, static timing analysis, equivalence checking, parasitic extraction, DRC/LVS, power analysis, Perl, Tcl, Python, CAD automation methods, Design Compiler, ICC2, Fusion Compiler, Genus, Innovus, STA, IR drop analysis, Extraction, Formal verification","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":157000,"maxValue":235000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0d1d3970-7a0"},"title":"Staff R&D Software Engineer – VC Formal","description":"Opening. This role exists to drive the development of formal verification technology.
\nWhat you'll do
\nYou will lead and deliver multi-project functionality for each VC Formal product release as a technical expert and initiative owner.
\nWhat you need
\nWhy this matters
\nAccelerate the verification of complex SoC designs, enabling Synopsys customers to deliver innovative products to market faster.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_0d1d3970-7a0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/staff-r-and-d-software-engineer-vc-formal/44408/92296852064","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["C/C++ programming","algorithms and data structure design","software development processes","debugging","configuration management tools","digital logic","EDA","equivalence checking","formal technologies"],"x-skills-preferred":[],"datePosted":"2026-03-04T17:08:11.389Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++ programming, algorithms and data structure design, software development processes, debugging, configuration management tools, digital logic, EDA, equivalence checking, formal technologies"}]}