{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/edge-ai-devices"},"x-facet":{"type":"skill","slug":"edge-ai-devices","display":"Edge Ai Devices","count":1},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e4a111aa-bc9"},"title":"SOC Architect","description":"<p>We are seeking an experienced SoC Architect to lead the definition and development of next-generation custom AI silicon for edge deployments. This role will be responsible for shaping the architecture of highly efficient, high-performance SoCs optimized for machine learning inference and on-device intelligence.</p>\n<p>You will work cross-functionally with internal engineering teams and external ecosystem partners to translate product requirements into scalable silicon solutions, driving execution from concept through delivery.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Defining the architecture and technical roadmap for custom SoCs targeted for edge applications.</li>\n<li>Driving system-level tradeoff analysis across compute, memory, interconnect, power, thermal, and cost constraints.</li>\n<li>Architecting energy-efficient ML compute subsystems optimized for inference workloads and real-world deployment environments.</li>\n<li>Collaborating with internal hardware, software, systems, and product teams to align architecture with platform needs.</li>\n<li>Partnering with external silicon vendors, IP providers, and manufacturing partners to execute development plans.</li>\n<li>Leading hardware/software co-design efforts to maximize performance per watt and end-to-end system efficiency.</li>\n<li>Guiding implementation teams through microarchitecture, RTL development, validation, and bring-up phases.</li>\n</ul>\n<p>To be successful in this role, you will need:</p>\n<ul>\n<li>Proven experience defining and delivering complex SoC or ASIC architectures from concept to production.</li>\n<li>Deep understanding of AI/ML accelerators, edge inference workloads, and energy-efficient compute design.</li>\n<li>Strong knowledge of SoC subsystems including CPU/GPU/NPU architectures, memory hierarchies, interconnects, and power management.</li>\n<li>Experience working with both internal engineering organizations and external strategic partners.</li>\n<li>Ability to lead cross-functional teams in fast-paced, execution-driven environments.</li>\n<li>Strong communication skills with the ability to influence technical direction across organizations.</li>\n</ul>\n<p>Preferred qualifications include experience with edge AI devices, embedded systems, or consumer hardware platforms, background in performance modeling, silicon cost optimization, and workload-driven architecture, and familiarity with advanced process nodes and modern semiconductor development flows.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_e4a111aa-bc9","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://openai.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/71508273-13e5-4b77-a675-953ff3d73ca5","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"Full time","x-salary-range":"$266K – $445K","x-skills-required":["SoC Architecture","Edge AI","Machine Learning","Energy-Efficient Compute Design","System-Level Tradeoff Analysis","Hardware/Software Co-Design"],"x-skills-preferred":["Edge AI Devices","Embedded Systems","Consumer Hardware Platforms","Performance Modeling","Silicon Cost Optimization","Workload-Driven Architecture"],"datePosted":"2026-04-24T12:23:36.684Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SoC Architecture, Edge AI, Machine Learning, Energy-Efficient Compute Design, System-Level Tradeoff Analysis, Hardware/Software Co-Design, Edge AI Devices, Embedded Systems, Consumer Hardware Platforms, Performance Modeling, Silicon Cost Optimization, Workload-Driven Architecture","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":266000,"maxValue":445000,"unitText":"YEAR"}}}]}