{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/digital-logic"},"x-facet":{"type":"skill","slug":"digital-logic","display":"Digital Logic","count":7},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b95b230a-b8e"},"title":"ASIC Digital Design, Sr Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p>You Are: You are a passionate and detail-oriented ASIC Digital Design professional who thrives in high-tech, fast-paced environments. With a strong foundation in Design-for-Testability (DFT) methodologies, you enjoy taking ownership of complex challenges and delivering reliable, high-quality results. You are eager to collaborate with diverse, global teams and are driven by a desire to continuously learn and grow within the semiconductor industry. Your expertise in scan insertion, ATPG, and scan STA is matched by your ability to adapt to new tools and technologies. You value open communication, inclusivity, and knowledge sharing, and you excel at translating intricate technical concepts into actionable solutions. As a proactive problem solver, you are comfortable navigating ambiguity and take pride in mentoring junior engineers while contributing to collective team success. You are committed to upholding Synopsys&#39; culture of innovation, integrity, and excellence, and you are excited about building next-generation semiconductor products that fuel advances in AI, automotive, and beyond.</p>\n<p>What You&#39;ll Be Doing:</p>\n<ul>\n<li>Lead and execute scan insertion and ATPG (Automatic Test Pattern Generation) flows for complex ASIC designs.</li>\n<li>Work closely with RTL and Verification teams to ensure DFT requirements are integrated early in the design cycle.</li>\n<li>Analyze and resolve DFT-related issues using tools such as Spyglass DFT, ensuring robust test coverage and manufacturability.</li>\n<li>Perform scan STA (Static Timing Analysis) to validate timing closure and optimize testability paths.</li>\n<li>Collaborate with cross-functional teams to define and implement best practices for DFT methodologies and flows.</li>\n<li>Contribute to the continuous improvement of automation scripts and design flows to boost efficiency and reduce turnaround time.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhance the testability and reliability of cutting-edge ASIC products, reducing defect rates and improving time-to-market.</li>\n<li>Drive innovation in DFT flows, setting new standards for quality and efficiency within the organization.</li>\n<li>Enable successful silicon validation and ramp-up, directly contributing to customer satisfaction and business growth.</li>\n<li>Represent Synopsys as a technical leader in the industry, influencing best practices and future technology directions.</li>\n<li>Empower cross-functional teams by sharing expertise, fostering a culture of continuous improvement and collaboration.</li>\n<li>Contribute to the development of next-generation technologies in AI, automotive, and other high-impact sectors.</li>\n</ul>\n<p>What You&#39;ll Need:</p>\n<ul>\n<li>Extensive hands-on experience with DFT methodologies, including scan insertion and ATPG for complex ASIC designs.</li>\n<li>Proficiency with industry-standard EDA tools such as Spyglass DFT and scan STA analysis suites.</li>\n<li>Strong understanding of digital logic design, RTL coding, and verification principles.</li>\n<li>Demonstrated ability to debug and resolve DFT-related issues across multiple project phases.</li>\n<li>Solid scripting skills (e.g., TCL, Perl, Python) to automate design and test flows.</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Collaborative team player who communicates effectively across functions and cultures.</li>\n<li>Proactive problem solver, comfortable with ambiguity and rapid change.</li>\n<li>Detail-oriented and highly organized, with a commitment to delivering high-quality results.</li>\n<li>Inclusive and open-minded, eager to share knowledge and mentor others.</li>\n<li>Self-motivated and driven by curiosity, with a continuous learning mindset.</li>\n</ul>\n<p>The Team You&#39;ll Be A Part Of: You will join a dynamic and innovative DFT team within Synopsys&#39; Engineering organization in Bangalore. The team is dedicated to advancing ASIC testability and reliability, working collaboratively with design, verification, and software groups across the globe. Our culture values technical excellence, mentorship, and cross-disciplinary innovation, providing opportunities to work on industry-leading products that power the next wave of intelligent systems.</p>\n<p>Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b95b230a-b8e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-digital-design-sr-staff-engineer/44408/93988432752","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["DFT methodologies","scan insertion","ATPG","scan STA","Spyglass DFT","digital logic design","RTL coding","verification principles","scripting skills","TCL","Perl","Python"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:20:42.658Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"DFT methodologies, scan insertion, ATPG, scan STA, Spyglass DFT, digital logic design, RTL coding, verification principles, scripting skills, TCL, Perl, Python"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_08696b6c-bd8"},"title":"Lead RTL Design Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>As a Lead RTL Design Engineer, you will be responsible for leading RTL design and implementation for high-performance mixed signal IPs including UCIe, DDR, and Die-to-Die interfaces. You will take technical ownership of assigned blocks, developing architecture and microarchitecture, and driving design reviews.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Leading RTL design and implementation for high-performance mixed signal IPs</li>\n<li>Taking technical ownership of assigned blocks, developing architecture and microarchitecture, and driving design reviews</li>\n<li>Specifying, architecting, and implementing digital logic using Verilog/SystemVerilog</li>\n<li>Collaborating with circuit design, verification, physical design, and validation teams to ensure design closure and integration</li>\n<li>Driving logic synthesis, lint, clock domain crossing (CDC), design-for-test (DFT), and timing closure for your blocks</li>\n<li>Analyzing coverage, debugging functional and timing issues, supporting integration, and authoring technical documentation</li>\n</ul>\n<p>In this role, you will contribute to Synopsys&#39; reputation as a leader in advanced semiconductor design solutions. You will drive innovation in digital design and architecture, influencing key product features and capabilities. You will ensure the delivery of high-quality, reliable, and scalable IPs that meet stringent market requirements.</p>\n<p>As a leader, you will foster a culture of continuous learning, inclusivity, and creative thinking, empowering your peers and advancing the team&#39;s collective success. You will be motivated by working on cutting-edge IPs such as UCIe, DDR, and Die-to-Die interfaces, and you will stay current with industry trends and emerging technologies, including AI/ML.</p>\n<p>You will join a dynamic, high-performing engineering team at Synopsys Bangalore, focused on designing and delivering advanced mixed signal IPs for leading-edge semiconductor applications. The team prides itself on technical excellence, collaboration, and innovation, working closely with global counterparts across design, verification, and product engineering.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_08696b6c-bd8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/lead-rtl-design-engineer/44408/93647959712","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$120,000 - $180,000 per year","x-skills-required":["RTL design","Verilog/SystemVerilog","Digital logic","Clock domain crossing (CDC)","Design-for-test (DFT)","Timing closure","AI/ML"],"x-skills-preferred":["UCIe","DDR","Die-to-Die interfaces","Python","TCL","Perl"],"datePosted":"2026-04-24T14:18:40.609Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design, Verilog/SystemVerilog, Digital logic, Clock domain crossing (CDC), Design-for-test (DFT), Timing closure, AI/ML, UCIe, DDR, Die-to-Die interfaces, Python, TCL, Perl","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":120000,"maxValue":180000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_9f4bde0c-755"},"title":"Senior R&D Engineer-16900","description":"<p>You are an engineer with a strong background in software development and digital hardware, holding an MS or Ph.D. in Computer Science, Computer Engineering, or Electrical Engineering. You have hands-on experience with large C++ applications on Linux, and you enjoy solving complex technical problems. Your knowledge spans algorithms, data structures, digital logic, FPGA architecture, and hardware description languages. You thrive in collaborative environments and are eager to contribute to advanced emulation systems like Zebu Server.</p>\n<p>You will develop and optimize software for Zebu Server emulation, collaborate with global teams in compiler, timing, and performance areas, brainstorm and implement innovative solutions for FPGA emulation challenges, benchmark new features and validate improvements, and document and communicate technical progress.</p>\n<p>Your contributions will advance Zebu Server&#39;s capacity and performance, help customers design and verify large SOC chips, accelerate time-to-market for smart devices, and drive innovation in emulation workflows.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_9f4bde0c-755","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/marlborough/senior-r-and-d-engineer-16900/44408/94200452000","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":"$120000-$180000","x-skills-required":["C++","Linux","algorithms","data structures","digital logic","FPGA architecture","hardware description languages"],"x-skills-preferred":["ML experience"],"datePosted":"2026-04-24T14:17:48.050Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Marlborough"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C++, Linux, algorithms, data structures, digital logic, FPGA architecture, hardware description languages, ML experience","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":120000,"maxValue":180000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_5ab229cb-b9c"},"title":"ASIC Digital Design, Staff Engineer","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>You are a dynamic and experienced Engineer looking to shape the future of technology. With a strong background in computer or electrical engineering and a passion for developing cutting-edge firmware, you bring a blend of creativity and problem-solving skills to the table. You thrive in collaborative environments, working seamlessly with cross-functional teams to deliver exceptional solutions. Your expertise in digital logic and firmware/software development, combined with your proficiency in languages like C, sets you apart. You have a knack for translating complex requirements into efficient, reliable firmware that drives innovation. Your ability to diagnose and resolve intricate issues, coupled with your structured approach to development and documentation, ensures the delivery of high-quality products. You are committed to continuous improvement and eager to contribute to advancements in system-level architecture. You are a proactive problem-solver with a creative approach to resolving issues. Your ability to exercise self-directed judgment and select appropriate methods and techniques for obtaining solutions is exemplary. You have a proven track record of designing and promoting solutions to complex digital design and software development challenges. You excel in executing projects from start to completion and have contributed significantly to larger team designs and developments. Your experience working with diverse internal team members and customers on complex technical issues showcases your strong communication and collaboration skills.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Develop firmware for next-generation PAM4 Serdes spanning multiple protocols like PCIe and Ethernet.</li>\n<li>Collaborate closely with systems, analog design, digital design, verification, and lab teams during firmware development and debugging.</li>\n<li>Support and enhance existing firmware applications and features.</li>\n<li>Develop and maintain infrastructure for firmware application development.</li>\n<li>Enhance documentation content to improve customer experience.</li>\n<li>Diagnose customer firmware-related failures.</li>\n<li>Participate in firmware integration, debugging, and silicon hardware bring-up.</li>\n<li>Drive improvements in firmware design methodologies across the organization.</li>\n<li>Contribute to improvements in system-level architecture while working with cross-functional team members.</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>Bachelor’s, Master’s, or PhD degree in Computer Engineering, Electrical Engineering, or equivalent with relevant industry experience.</li>\n<li>Understanding of both digital logic and firmware/software development, with in-depth specialization in either.</li>\n<li>Proficiency in C programming language.</li>\n<li>Experience with structured firmware development, verification, and documentation processes.</li>\n<li>Working understanding of cross-development tool flows.</li>\n<li>Experience with digital logic design, simulation, and debugging using Verilog.</li>\n<li>Understanding of Serdes standards such as PCIe and Ethernet is an asset.</li>\n<li>Scripting experience with Perl, Python, Bash, or Csh is an asset.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Advance the development of high-performance firmware for cutting-edge technologies.</li>\n<li>Enhance the functionality and reliability of Synopsys&#39; Serdes PHY IP products.</li>\n<li>Optimize hardware and algorithms through post-silicon bring-up and debugging activities.</li>\n<li>Improve customer satisfaction through robust firmware solutions and comprehensive documentation.</li>\n<li>Drive innovation in firmware design methodologies and system-level architecture.</li>\n<li>Collaborate with diverse teams to deliver integrated solutions that push the boundaries of technology.</li>\n</ul>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You’ll join a high-impact, cross-functional team at the forefront of innovation in PHY IP and SerDes technology. Our culture is built on technical excellence, collaboration, and continuous improvement. We value knowledge sharing, mentorship, and the adoption of best practices that set industry standards. Together, we solve complex challenges and empower each engineer to drive quality and efficiency across multiple transformative projects.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_5ab229cb-b9c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/asic-digital-design-staff-engineer/44408/94200451920","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"Competitive salaries","x-skills-required":["C programming language","Verilog","Perl","Python","Bash","Csh","Digital logic design","Simulation","Debugging","Cross-development tool flows","Firmware development","Verification","Documentation","Serdes standards","PCIe","Ethernet"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:15:33.987Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C programming language, Verilog, Perl, Python, Bash, Csh, Digital logic design, Simulation, Debugging, Cross-development tool flows, Firmware development, Verification, Documentation, Serdes standards, PCIe, Ethernet"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_426998d1-e40"},"title":"R&D Engineer, Sr Engineer (C/C++, Data structures, Algorithm, FPGA)","description":"<p>We are seeking a highly skilled R&amp;D Engineer to join our team in Bengaluru, India. As an R&amp;D Engineer, you will be responsible for designing, developing, and troubleshooting large-scale software systems for the HAPS ProtoCompiler partition flow. You will work closely with our product validation teams to plan, execute, and automate comprehensive testing strategies.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_426998d1-e40","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/r-and-d-engineer-sr-engineer-c-c-data-structures-algorithm-fpga/44408/92439874704","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["C/C++","Data structures","Algorithm","FPGA"],"x-skills-preferred":["Verilog/VHDL","Digital logic design","Logic optimization"],"datePosted":"2026-03-06T07:35:41.694Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++, Data structures, Algorithm, FPGA, Verilog/VHDL, Digital logic design, Logic optimization"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ada7cc91-284"},"title":"Firmware Engineer, Sr. Engineer","description":"<p>Opening.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>You are a highly motivated and innovative firmware engineer with a passion for developing cutting-edge technology. You thrive in a collaborative environment, working alongside a team of highly experienced engineers.</p>\n<ul>\n<li>Developing firmware for embedded microprocessors.</li>\n<li>Designing, developing, and testing C/C++ based functions and applications.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>BSEE or MSEE with embedded software development experience is a plus.</li>\n<li>Relevant co-op experience is a bonus.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_ada7cc91-284","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/markham/firmware-engineer-sr-engineer-15393/44408/92219746064","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["C/C++ programming","digital logic design","firmware development"],"x-skills-preferred":["Python","Bash","scripting languages"],"datePosted":"2026-03-06T07:23:20.932Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Markham"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++ programming, digital logic design, firmware development, Python, Bash, scripting languages"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0d1d3970-7a0"},"title":"Staff R&D Software Engineer – VC Formal","description":"<p>Opening. This role exists to drive the development of formal verification technology.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>You will lead and deliver multi-project functionality for each VC Formal product release as a technical expert and initiative owner.</p>\n<ul>\n<li>Designing, implementing, and testing complex algorithms and data structures for high-performance formal verification solutions.</li>\n<li>Driving technical initiatives, collaborating with peers and management to sell and execute the vision for formal verification advancements.</li>\n<li>Identifying broad objectives and developing strategies to solve open-ended, challenging problems in software development.</li>\n<li>Running effective meetings to facilitate team problem-solving and helping overcome technical roadblocks (“brick walls”).</li>\n<li>Collaborating with global cross-functional teams to define, implement, and deliver innovative verification solutions.</li>\n<li>Ensuring the quality, robustness, and efficiency of software implementations in a large-scale development environment.</li>\n<li>Prioritizing project milestones and features, and developing project schedules with minimal managerial direction.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>BS/MS in Computer Science or related field, with 5+ years of relevant experience in software development.</li>\n<li>Expertise in C/C++ programming, with a demonstrated ability to write efficient, maintainable code.</li>\n<li>Strong foundation in algorithms and data structure design, with practical implementation experience.</li>\n<li>Proficiency in software development processes, debugging, and configuration management tools.</li>\n<li>Solid understanding of digital logic; prior experience in EDA, equivalence checking, or formal technologies is a plus.</li>\n</ul>\n<p><strong>Why this matters</strong></p>\n<p>Accelerate the verification of complex SoC designs, enabling Synopsys customers to deliver innovative products to market faster.</p>\n<ul>\n<li>Shape the development of next-generation formal verification algorithms and methodologies, setting industry benchmarks.</li>\n<li>Enhance the scalability and performance of VC Formal, ensuring it remains the tool of choice for the most challenging design tasks.</li>\n<li>Drive technical excellence and foster a culture of innovation within the R&amp;D team and across the organization.</li>\n<li>Mentor and inspire fellow engineers by sharing best practices and facilitating knowledge transfer.</li>\n<li>Contribute to the overall success of Synopsys by delivering reliable, high-quality software that meets and exceeds customer expectations.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0d1d3970-7a0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/staff-r-and-d-software-engineer-vc-formal/44408/92296852064","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["C/C++ programming","algorithms and data structure design","software development processes","debugging","configuration management tools","digital logic","EDA","equivalence checking","formal technologies"],"x-skills-preferred":[],"datePosted":"2026-03-04T17:08:11.389Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"C/C++ programming, algorithms and data structure design, software development processes, debugging, configuration management tools, digital logic, EDA, equivalence checking, formal technologies"}]}