{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/digital-design"},"x-facet":{"type":"skill","slug":"digital-design","display":"Digital Design","count":44},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6f42d71f-a38"},"title":"Electrical Engineer, Intelligence Systems","description":"<p>We are seeking a skilled Electrical Engineer to join our rapidly growing team in Reston, Virginia. As an Electrical Engineer, you will be responsible for Full Cycle PCB design, including collecting requirements, schematic design, component selection, supervision or completion of layout, bring-up, test, debug, and integration with the system.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Working with a cross-functional team to design market-leading hardware products.</li>\n<li>Full cycle PCB design, including collecting requirements, schematic design, component selection, supervision or completion of layout, bring-up, test, debug, and integration with the system.</li>\n<li>Driving product maturity through rapid prototyping, design verification, and qualification activities.</li>\n<li>Applying modern design standards and guidelines to create high-reliability, highly manufacturable assemblies.</li>\n<li>Implementing combinations of high-speed digital, precision analog, RF, and high-power designs.</li>\n<li>Leading the team in establishing internal guidelines for design for manufacturing (DFM) and quality fabrication and assembly outputs.</li>\n<li>Conducting peer-level and cross-discipline design reviews.</li>\n<li>Low-level firmware development for bring-up and test.</li>\n<li>Root cause analysis in support of production operations.</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>4+ years of professional experience in hardware product development.</li>\n<li>Full understanding of PCB Layout techniques to meet mechanical, electrical, and manufacturing requirements.</li>\n<li>Ability to read and interpret schematics and apply best practices appropriate for each design.</li>\n<li>Familiarity with standard interfaces such as Ethernet, CAN, I2C, SPI, PCIe, USB, etc.</li>\n<li>Familiarity with common MCU, CPU, FPGA devices and technologies.</li>\n<li>Knowledge of modern analog and digital electronics and electronic circuits.</li>\n<li>Ability to determine work priorities based on broad direction from management.</li>\n<li>Experience using Altium Designer or equivalent E-CAD tools.</li>\n<li>Excellent communication skills and ability to work effectively with others.</li>\n<li>Ability to work within our company and team culture.</li>\n<li>Must have an active U.S. Secret security clearance.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_6f42d71f-a38","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anduril Intelligence Systems","sameAs":"https://www.anduril.com/","logo":"https://logos.yubhub.co/anduril.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/andurilindustries/jobs/4591126007","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$129,000-$171,000 USD","x-skills-required":["PCB Design","Altium Designer","E-CAD Tools","Modern Analog and Digital Electronics","Electronic Circuits","High-Speed Digital Design","Precision Analog Design","RF Design","High-Power Design","Design for Manufacturing","Quality Fabrication and Assembly Outputs"],"x-skills-preferred":["MIL-STD-810","MIL-STD-461","Military Environmental Qualification Standards","Military Electromagnetic Compatibility Standards"],"datePosted":"2026-04-18T15:58:36.662Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Reston, Virginia, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"PCB Design, Altium Designer, E-CAD Tools, Modern Analog and Digital Electronics, Electronic Circuits, High-Speed Digital Design, Precision Analog Design, RF Design, High-Power Design, Design for Manufacturing, Quality Fabrication and Assembly Outputs, MIL-STD-810, MIL-STD-461, Military Environmental Qualification Standards, Military Electromagnetic Compatibility Standards","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":129000,"maxValue":171000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_9ccbcb86-736"},"title":"Art Director, Enterprise","description":"<p>We&#39;re looking for an Art Director to help build the creative vision for how Anthropic shows up with enterprise audiences. You&#39;ll be a hands-on creative partner working closely with our enterprise marketing team, concepting campaigns and shaping how the work shows up in the world.</p>\n<p>Some campaigns you&#39;ll build and ship entirely in-house; others you&#39;ll run through external agencies, acting as the creative through-line between our team and theirs. Either way, you&#39;re hands-on and you own the outcome. Think of this as a &#39;swiss army knife&#39; role: deep in campaign craft, but versatile enough to push craft anywhere the work needs you.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Concept and art direct integrated campaigns for enterprise audiences from initial brief through final production across digital, video, and print.</li>\n</ul>\n<ul>\n<li>Direct photo and video shoots, working with directors, photographers, illustrators, animators, and production partners to bring campaigns to life.</li>\n</ul>\n<ul>\n<li>Flex between executing work in-house and directing it through agency partners. When we go external, you&#39;re the creative lead in the room , translating brand context, giving clear feedback, and keeping the work ours.</li>\n</ul>\n<ul>\n<li>Develop campaign visual systems with repeatable creative frameworks that give a campaign range while keeping it recognizably ours.</li>\n</ul>\n<ul>\n<li>Shape enterprise storytelling, finding compelling ways to turn customer outcomes and product capabilities into narratives people actually want to engage with.</li>\n</ul>\n<ul>\n<li>Serve as a creative partner to the enterprise marketing team, bringing business goals and audience insight to life through bold creative concepts and sharp visual direction.</li>\n</ul>\n<ul>\n<li>Ensure brand consistency and raise the bar for quality across all enterprise touchpoints.</li>\n</ul>\n<p>You may be a good fit if you:</p>\n<ul>\n<li>Have 10+ years of experience in breakthrough B2B and B2B-adjacent campaign development , concept development, art direction, and execution , with real breadth in craft across photography, design, typography, illustration direction, and motion.</li>\n</ul>\n<ul>\n<li>Have a portfolio with range, spanning from brand to enterprise, showing concept development, art direction, and execution across multiple channels and formats , and individual pieces of craft that hold up on their own.</li>\n</ul>\n<ul>\n<li>Are a leader-doer. You uphold a high bar, directing with creative judgment and taste, but stay hands-on. You can set the vision and also do the work , not just direct it from a distance.</li>\n</ul>\n<ul>\n<li>Have worked both sides of the agency relationship. You can build a campaign with your own hands, and you can steer an external team without losing the thread.</li>\n</ul>\n<ul>\n<li>Have directed shoots and worked closely with photographers, illustrators, designers, or production teams. You know how to get the best work out of collaborators and you can step in and push the craft yourself when it needs it.</li>\n</ul>\n<ul>\n<li>Think conceptually, with a systems mindset. You lead with ideas, but keep the big picture in mind as the brand scales.</li>\n</ul>\n<ul>\n<li>Can move between strategic thinking and hands-on execution without losing momentum. You&#39;re comfortable doing the work, not just directing it.</li>\n</ul>\n<ul>\n<li>Have experience working with enterprise, B2B, and technical audiences and understand how to make that work feel anything but boring.</li>\n</ul>\n<ul>\n<li>Are drawn to brand-building work , shaping perception, building affinity, and raising the bar for how a company shows up in the market.</li>\n</ul>\n<ul>\n<li>Thrive in a fast-paced, collaborative environment and can manage multiple campaigns and workstreams without sacrificing quality.</li>\n</ul>\n<p>The annual compensation range for this role is $305,000-$385,000 USD.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_9ccbcb86-736","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anthropic","sameAs":"https://www.anthropic.com/","logo":"https://logos.yubhub.co/anthropic.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/anthropic/jobs/5188428008","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$305,000-$385,000 USD","x-skills-required":["Art Direction","Campaign Development","Creative Direction","Digital Design","Enterprise Marketing","Illustration","Motion Graphics","Photography","Typography"],"x-skills-preferred":[],"datePosted":"2026-04-18T15:54:02.296Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco, CA"}},"employmentType":"FULL_TIME","occupationalCategory":"Marketing","industry":"Technology","skills":"Art Direction, Campaign Development, Creative Direction, Digital Design, Enterprise Marketing, Illustration, Motion Graphics, Photography, Typography","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":305000,"maxValue":385000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_5a720b10-2e8"},"title":"Electrical Engineer I","description":"<p>We are building the best team in aviation to drive rapid development and deployment of X-BAT. As an entry-level Electrical Engineer, you will own a project that ties directly to our critical path avionics development, working closely with Senior Electrical Engineers and other cross-functional leads.</p>\n<p>Your responsibilities will include:</p>\n<ul>\n<li>Designing circuitry for our embedded system, incorporating analog, digital, power conversion, high-speed, FPGA, MCU, EMI/EMC, and other components</li>\n<li>System integration and verification</li>\n<li>Environmental testing, qualification, and automation</li>\n<li>Debugging, root cause analysis, and driving resolution</li>\n</ul>\n<p>You will be expected to design systems for high-reliability, radiation resistance, aggressive temperature changes, and high-magnitude vibration.</p>\n<p>As a member of our team, you will receive direct mentorship and technical review from Senior Electrical Engineers, and have the opportunity to contribute to the development of our X-BAT system.</p>\n<p>We are looking for engineers who value first principles engineering and extreme ownership, and are eager to take on new challenges and learn from experienced professionals.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_5a720b10-2e8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Shield AI","sameAs":"https://www.shield.ai","logo":"https://logos.yubhub.co/shield.ai.png"},"x-apply-url":"https://jobs.lever.co/shieldai/c9321f8a-b367-4dcb-9308-bd64ae6bac1d","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"full-time","x-salary-range":"$81,456 - $122,184 a year","x-skills-required":["electrical design software","Altium","KiCAD","circuit design","analog design","digital design","power conversion","high-speed design","FPGA","MCU","EMI/EMC"],"x-skills-preferred":[],"datePosted":"2026-04-17T13:04:19.527Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dallas"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"electrical design software, Altium, KiCAD, circuit design, analog design, digital design, power conversion, high-speed design, FPGA, MCU, EMI/EMC","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":81456,"maxValue":122184,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_601e090b-a37"},"title":"FPGA Engineer","description":"<p>We are seeking a talented FPGA Engineer to design and implement high-performance digital solutions for advanced defense systems. This role supports mission-critical applications including radar, electronic warfare (EW), and communications requiring real-time processing and high-reliability hardware design.</p>\n<p><strong>Key Responsibilities</strong></p>\n<ul>\n<li>Design, develop, and optimize FPGA-based digital systems for real-time defense applications</li>\n<li>Implement RTL designs (VHDL, Verilog, SystemVerilog) for high-speed data processing</li>\n<li>Perform simulation, synthesis, timing analysis, and timing closure</li>\n<li>Develop and integrate DSP algorithms in hardware (e.g., FFTs, filters, modulation)</li>\n<li>Interface with high-speed ADCs/DACs, RF front ends, and embedded processors</li>\n<li>Support hardware bring-up, debugging, and validation in lab environments</li>\n<li>Collaborate with RF, systems, and software engineers to ensure system performance</li>\n<li>Document designs, requirements, and verification results</li>\n</ul>\n<p><strong>Required Qualifications</strong></p>\n<ul>\n<li>Bachelor’s degree in Electrical or Computer Engineering (or related field)</li>\n<li>Minimum of 2 years&#39; professional experience within the aerospace &amp; defense industry</li>\n<li>Minimum 2 years&#39; experience using FPGA toolchains (Xilinx Vivado, Intel Quartus)</li>\n<li>Proficiency in HDLs (VHDL, Verilog, or SystemVerilog)</li>\n<li>Strong understanding of digital design fundamentals (timing, clock domains, pipelining)</li>\n<li>Experience with simulation/verification tools (ModelSim, Questa, etc.)</li>\n<li>Ability to obtain and maintain a U.S. security clearance</li>\n</ul>\n<p><strong>ITAR Regulations</strong></p>\n<ul>\n<li>To conform to U.S. Government technology export regulations, including the International Traffic in Arms Regulations (ITAR), applicant must be a US Citizen, Green Card holder, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.</li>\n</ul>\n<p><strong>Bonus Points</strong></p>\n<ul>\n<li>Experience with defense systems (radar, EW, communications)</li>\n<li>Knowledge of digital signal processing (DSP) implementation and fixed-point math</li>\n<li>Proficient in scripting languages (Tcl, bash, Python)</li>\n<li>Familiarity with embedded software integration on SoCs</li>\n<li>Experience with high-speed interfaces (JESD204, PCIe, Ethernet, DDR)</li>\n<li>Familiarity with SoC platforms (e.g., Xilinx Zynq, RFSoC)</li>\n<li>Understanding of RF signal chains and systems</li>\n</ul>\n<p><strong>Additional Information</strong></p>\n<p>CX2 is a next-generation defense technology company securing spectrum dominance for the United States and its allies. We build AI-enabled hardware and software platforms to detect, disrupt, and defend the electromagnetic spectrum across land, air, sea, and space. Our systems are deployed in the most contested operational environments in the world. We’re backed by leading venture investors in the defense ecosystem and led by founders with track records at Meta, SpaceX, Epirus, and the U.S. Department of Defense.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_601e090b-a37","directApply":true,"hiringOrganization":{"@type":"Organization","name":"CX2","sameAs":"https://cx2.com/","logo":"https://logos.yubhub.co/cx2.com.png"},"x-apply-url":"https://jobs.lever.co/cx2/e8f0fee8-d95e-4d7b-a18d-83fd86dfc8d2","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["FPGA","VHDL","Verilog","SystemVerilog","Xilinx Vivado","Intel Quartus","digital design fundamentals","simulation/verification tools","U.S. security clearance"],"x-skills-preferred":["defense systems","digital signal processing","scripting languages","embedded software integration","high-speed interfaces","SoC platforms","RF signal chains"],"datePosted":"2026-04-17T12:28:34.111Z","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"FPGA, VHDL, Verilog, SystemVerilog, Xilinx Vivado, Intel Quartus, digital design fundamentals, simulation/verification tools, U.S. security clearance, defense systems, digital signal processing, scripting languages, embedded software integration, high-speed interfaces, SoC platforms, RF signal chains"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_14ac1088-f19"},"title":"ASIC Digital Design, Architect","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>An experienced and visionary ASIC Digital Architect, who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in design methodologies, and you thrive in an environment where you can influence and implement strategic goals. Your background includes a comprehensive understanding of protocols such as DDR, PCIe/CXL, UCIe, AMBA and its applications. You can define and executing a new architecture for protocols such as UAL (Universal Accelerator Link). You are a proactive problem solver, capable of working with minimal oversight, and you excel in communicating complex technical concepts to a diverse audience. Your leadership skills enable you to guide and mentor teams, fostering innovation and excellence in all your projects.</p>\n<p>What You’ll Be Doing:</p>\n<p>Defining and developing ASIC RTL design and verification at both chip and block levels.\nCreating and executing design plans for complex digital designs, particularly focusing on DDR, PCIe,CXL,UAL, UCIe IO protocols.\nCollaborating with cross-functional teams to ensure seamless integration and functionality of designs.\nUtilizing advanced design and verification methodologies and tools to achieve high-quality results.\nMentoring and guiding junior engineers, promoting best practices, and fostering a culture of continuous improvement.\nCommunicating with internal and external stakeholders to align on project goals and deliverables.</p>\n<p>The Impact You Will Have:</p>\n<p>Enhancing the reliability and performance of Synopsys’ digital design processes.\nDriving innovations in DDR, PCIe, UAL, UCIe technology, contributing to the development of cutting-edge semiconductor solutions.\nImproving time-to-market for high-performance silicon chips through efficient methodologies.\nBuilding and nurturing a highly skilled development team, elevating overall project quality.\nInfluencing strategic decisions that shape the future of Synopsys’ capabilities.\nEnsuring that Synopsys remains a leader in the semiconductor industry through continuous technological advancements.</p>\n<p>What You’ll Need:</p>\n<p>Extensive experience in ASIC RTL design.\nIn-depth knowledge of DDR, PCIe, UAL, UCIe and similar IO protocols and their applications.\nProficiency in advanced digital design tools and methodologies.\nStrong problem-solving skills and the ability to work independently.\nExcellent communication skills for effective collaboration with diverse teams.</p>\n<p>Who You Are:</p>\n<p>A visionary leader with a strategic mindset.\nA mentor who fosters talent and encourages innovation.\nA proactive problem solver who thrives in complex environments.\nAn effective communicator with the ability to convey technical concepts to a broad audience.\nA team player who values collaboration and diversity.</p>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You will join a dynamic and innovative team focused on advancing Synopsys&#39; design technologies. Our team is dedicated to excellence, collaboration, and continuous improvement. We work closely with various departments to ensure the successful integration and performance of our solutions. Together, we drive the future of semiconductor technology and make a significant impact on the industry.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.</p>\n<p>Benefits:</p>\n<p>At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>\n<p>Visit Benefits Page</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_14ac1088-f19","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/dublin/asic-digital-design-architect/44408/92736415760","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC RTL design","DDR","PCIe","CXL","UAL","UCIe","AMBA","advanced digital design tools","methodologies"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:24:48.989Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dublin"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC RTL design, DDR, PCIe, CXL, UAL, UCIe, AMBA, advanced digital design tools, methodologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c2bf9f43-9e8"},"title":"Pre-Silicon Signoff Lead","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>This role is for a Pre-Silicon Signoff Lead who will be responsible for leading simulation and sign-off activities that guarantee reliability and performance. The ideal candidate will have a rich background in high-speed serial communication and advanced transceiver design, with expertise in theoretical modeling and hands-on lab work.</p>\n<p>Key responsibilities include collaborating closely with analog, digital, and hardware teams to ensure comprehensive design and verification coverage, developing and maintaining robust simulation and verification plans for IP, and reviewing progress against verification plans through regular meetings with multiple verification teams.</p>\n<p>The successful candidate will have a strong command of simulation, verification, and hardware validation processes, with experience in high-speed protocols such as PCIe and Ethernet. They will also have a proven track record of leadership in testbench architecture, planning, cross-site collaboration, and mentoring.</p>\n<p>As a member of our world-class engineering team, you will drive innovation, tackle complex challenges, and ensure our products empower customers to achieve their goals in enterprise, data center, and networking applications.</p>\n<p>If you are an innovative and forward-thinking engineer with a passion for advancing connectivity technologies, we encourage you to apply for this exciting opportunity.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_c2bf9f43-9e8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/pre-silicon-signoff-lead-16513/44408/93247557808","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SystemVerilog","object-oriented verification","UVM/VMM/OVM","assertion-based verification","coverage closure","Python","TCL","Perl","C/C++","high-speed analog and digital design principles","verification flows: analog, cosimulation, digital verification, GLS, formal methods, and emulation"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:35.013Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SystemVerilog, object-oriented verification, UVM/VMM/OVM, assertion-based verification, coverage closure, Python, TCL, Perl, C/C++, high-speed analog and digital design principles, verification flows: analog, cosimulation, digital verification, GLS, formal methods, and emulation"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ec579fde-89b"},"title":"R&D Engineering, Architect- FPGA Design-PCIe Protocol","description":"<p>You are a visionary engineering leader with deep expertise in FPGA design and advanced protocol integration, ready to architect and deliver solutions that bridge real-world interfaces with cutting-edge emulation and prototyping platforms.</p>\n<p>Designing, developing, and maintaining Speed Adapter solutions for advanced protocols, including PCIe and CXL.\nImplementing protocol functionality on FPGA-based platforms to bridge real-world I/O with DUTs running at reduced speeds on emulation and prototyping systems.\nCollaborating with IP, emulation, and prototyping teams to deliver comprehensive, end-to-end system-level validation solutions.\nDeveloping and debugging RTL, firmware, and system-level components for Speed Adapter products.\nSupporting seamless integration with ZeBu and HAPS platforms, including creating example designs and reference flows.\nParticipating in customer escalations, conducting root-cause analysis, and delivering solutions for complex system-level issues.\nContributing to roadmap planning, feature definition, and technical differentiation versus competitive solutions.</p>\n<p>Enable customers to connect pre-silicon designs to real devices, testers, and hosts with unmatched fidelity and performance.\nAdvance industry-leading system-level validation technology for top semiconductor and hyperscale customers.\nShape the adoption and implementation of next-generation protocols such as PCIe Gen6/Gen7 and CXL3.x/4.0.\nDrive innovation in hardware-assisted verification, influencing patent-pending technologies that differentiate Synopsys solutions.\nEnhance integration across IP, emulation, prototyping, and real-world connectivity to deliver robust validation platforms.\nSupport global teams and customers, fostering technical excellence and collaborative problem-solving.</p>\n<p>12 years+ relevant experience\nBachelor&#39;s or Master&#39;s degree in Electrical Engineering, Computer Engineering, or related field.\nStrong hands-on experience with PCIe and/or CXL protocols, including implementation and debugging.\nSolid understanding of digital design, RTL development, and FPGA-based systems.\nExperience with system-level validation, emulation, or prototyping environments.\nFamiliarity with high-speed serial interfaces and real-world I/O connectivity.\nStrong debugging skills across RTL, firmware, and hardware/software boundaries.\nAbility to work effectively in a cross-geography, cross-functional team.</p>\n<p>Innovative thinker with a strategic mindset.\nCollaborative team player who values diverse perspectives.\nExcellent communicator and technical mentor.\nResilient problem-solver, able to navigate ambiguity and complexity.\nCustomer-focused, with a commitment to delivering high-impact solutions.\nAdaptable and proactive, eager to stay ahead in a fast-evolving technology landscape.</p>\n<p>You&#39;ll join the Speed Adapter engineering team within Synopsys&#39; HW-Assisted Verification (HAV) organization.\nThis talented group is dedicated to developing and deploying industry-leading Speed Adapter solutions that bridge advanced protocols and real-world interfaces with ZeBu emulation and HAPS prototyping platforms.\nThe team collaborates globally across IP, emulation, and prototyping domains to deliver robust, high-performance system validation solutions, directly impacting the success of top semiconductor and hyperscale customers.</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.\nOur total rewards include both monetary and non-monetary offerings.\nYour recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>At Synopsys, we want talented people of every background to feel valued and supported to do their best work.\nSynopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.</p>\n<p>In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses.\nSynopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package.\nThe actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education.\nYour recruiter can share more specific details on the total rewards package upon request.</p>\n<p>At Synopsys, innovation is driven by our incredible team around the world.\nWe feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day.\nWe&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>\n<p>Visit Benefits Page</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_ec579fde-89b","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/r-and-d-engineering-architect-fpga-design-pcie-protocol/44408/92655118112","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$208,000 - $312,000","x-skills-required":["FPGA design","Advanced protocol integration","PCIe and CXL protocols","Digital design","RTL development","System-level validation","Emulation and prototyping environments","High-speed serial interfaces","Real-world I/O connectivity","Debugging skills"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:28.918Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"FPGA design, Advanced protocol integration, PCIe and CXL protocols, Digital design, RTL development, System-level validation, Emulation and prototyping environments, High-speed serial interfaces, Real-world I/O connectivity, Debugging skills","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":208000,"maxValue":312000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d65bf9da-778"},"title":"High-Speed Interface Digital Design Manager","description":"<p>We are seeking a seasoned technical leader with a deep-rooted passion for innovation and excellence in digital design to lead our high-performing digital and verification engineering team focused on the design and delivery of advanced SerDes IP.</p>\n<p>As a High-Speed Interface Digital Design Manager, you will be responsible for managing and mentoring engineers, fostering a culture of innovation, ownership, and continuous improvement. You will drive architecture specification, digital design, and verification activities for current and next-generation products, engaging with customers to manage escalations, facilitate pre- and post-sales discussions, and ensure their requirements are met.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Leading a high-performing digital and verification engineering team focused on the design and delivery of advanced SerDes IP</li>\n<li>Managing and mentoring engineers, fostering a culture of innovation, ownership, and continuous improvement</li>\n<li>Driving architecture specification, digital design, and verification activities for current and next-generation products</li>\n<li>Engaging with customers to manage escalations, facilitate pre- and post-sales discussions, and ensure their requirements are met</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>Bachelor&#39;s or Master&#39;s degree in Electrical Engineering or related field</li>\n<li>10+ years of hands-on digital design and verification experience in the semiconductor industry</li>\n<li>5+ years of proven leadership and people management experience, preferably in ASIC or IP development environments</li>\n<li>Deep knowledge of the ASIC development flow, including architecture specification, digital design, and verification methodologies</li>\n<li>Experience with high-speed interface protocols (e.g., PCIe, Ethernet, USB) and digital signal processing techniques</li>\n<li>Expertise in managing customer escalations and facilitating technical discussions during pre- and post-sales phases</li>\n<li>Proficiency with industry-standard EDA tools, scripting, and project management platforms</li>\n</ul>\n<p>Benefits include:</p>\n<ul>\n<li>Comprehensive medical and healthcare plans</li>\n<li>Time away programs</li>\n<li>Family support</li>\n<li>ESPP</li>\n<li>Retirement plans</li>\n<li>Competitive salaries</li>\n</ul>\n<p>If you are a strong leader with excellent team-building and mentoring skills, a customer-focused and results-oriented individual with sound decision-making abilities, a collaborative communicator able to build strong cross-functional alliances, organized, detail-oriented, and adept at managing multiple priorities efficiently, adaptable, proactive, and committed to continuous improvement, we encourage you to apply.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_d65bf9da-778","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hyderabad/high-speed-interface-digital-design-manager/44408/92676359936","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["digital design","verification","SerDes IP","high-speed interface protocols","digital signal processing","customer escalations","project management","EDA tools"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:34.990Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hyderabad"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"digital design, verification, SerDes IP, high-speed interface protocols, digital signal processing, customer escalations, project management, EDA tools"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e0507188-1b6"},"title":"ASIC Digital Design, Architect","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>An experienced and visionary ASIC Digital Architect, who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in design methodologies, and you thrive in an environment where you can influence and implement strategic goals. Your background includes a comprehensive understanding of protocols such as HBM, DDR, PCIe/CXL, AMBA and its applications. You can define and execute a new architecture for protocols such as UAL (Universal Accelerator Link). You are a proactive problem solver, capable of working with minimal oversight, and you excel in communicating complex technical concepts to a diverse audience. Your leadership skills enable you to guide and mentor teams, fostering innovation and excellence in all your projects.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Defining and developing ASIC RTL design and verification at both chip and block levels.</li>\n<li>Creating and executing design plans for complex digital designs, particularly focusing on HBM, PCIe/CXL and AMBA protocols.</li>\n<li>Collaborating with cross-functional teams to ensure seamless integration and functionality of designs.</li>\n<li>Utilizing advanced design and verification methodologies and tools to achieve high-quality results.</li>\n<li>Mentoring and guiding junior engineers, promoting best practices, and fostering a culture of continuous improvement.</li>\n<li>Communicating with internal and external stakeholders to align on project goals and deliverables.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhancing the reliability and performance of Synopsys’ digital design processes.</li>\n<li>Driving innovations in HBM, PCIe/CXL and AMBA technology, contributing to the development of cutting-edge semiconductor solutions.</li>\n<li>Improving time-to-market for high-performance silicon chips through efficient methodologies.</li>\n<li>Building and nurturing a highly skilled development team, elevating overall project quality.</li>\n<li>Influencing strategic decisions that shape the future of Synopsys’ capabilities.</li>\n<li>Ensuring that Synopsys remains a leader in the semiconductor industry through continuous technological advancements.</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>Extensive experience in ASIC RTL design.</li>\n<li>In-depth knowledge of HBM, PCIe, CXL, AMBA and similar IO protocols and their applications.</li>\n<li>Proficiency in advanced digital design tools and methodologies.</li>\n<li>Strong problem-solving skills and the ability to work independently.</li>\n<li>Excellent communication skills for effective collaboration with diverse teams.</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>A visionary leader with a strategic mindset.</li>\n<li>A mentor who fosters talent and encourages innovation.</li>\n<li>A proactive problem solver who thrives in complex environments.</li>\n<li>An effective communicator with the ability to convey technical concepts to a broad audience.</li>\n<li>A team player who values collaboration and diversity.</li>\n</ul>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You will join a dynamic and innovative team focused on advancing Synopsys&#39; design technologies. Our team is dedicated to excellence, collaboration, and continuous improvement. We work closely with various departments to ensure the successful integration and performance of our solutions. Together, we drive the future of semiconductor technology and make a significant impact on the industry.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_e0507188-1b6","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/dublin/asic-digital-design-architect/44408/91458064944","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC RTL design","HBM","DDR","PCIe/CXL","AMBA","advanced digital design tools","methodologies"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:54.282Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dublin"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC RTL design, HBM, DDR, PCIe/CXL, AMBA, advanced digital design tools, methodologies"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a4490a5f-125"},"title":"Sr Staff Application Engineer - VCS Simulation","description":"<p><strong>Job Summary</strong></p>\n<p>As a Sr Staff Application Engineer - VCS Simulation, you will be responsible for leading customer deployments of VCS simulation technology, working closely with field teams and R&amp;D to ensure successful adoption and integration.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Lead customer deployments of VCS simulation technology, working closely with field teams and R&amp;D to ensure successful adoption and integration.</li>\n<li>Diagnose and troubleshoot complex technical issues in verification flows, utilizing deep product knowledge and analytical skills.</li>\n<li>Collaborate with global domain experts to gather requirements and contribute to the development of a robust product roadmap.</li>\n<li>Drive competitive engagements by demonstrating Synopsys VCS advantages and supporting customers in benchmarking scenarios.</li>\n<li>Provide technical expertise in HDL/HVL methodologies, including UVM, SVA, and simulation debugging.</li>\n<li>Interface directly with customers, product validation, and R&amp;D teams to propose solutions and suggest improvements in implementation and validation processes.</li>\n<li>Develop and optimize scripts (Perl, TCL, Shell, Make) to enhance productivity and workflow automation.</li>\n</ul>\n<p><strong>The Impact You Will Have</strong></p>\n<ul>\n<li>Enable customers to accelerate their verification cycles and achieve first-pass silicon success through expert support and deployment of VCS simulation technology.</li>\n<li>Drive innovation in verification methodologies by integrating advanced features and AI-driven productivity tools.</li>\n<li>Enhance Synopsys&#39; product offerings by providing actionable feedback from customer engagements and competitive benchmarking.</li>\n<li>Facilitate seamless collaboration across global teams, ensuring consistent delivery of high-quality solutions.</li>\n<li>Support the continuous improvement of VCS and related technologies through proactive problem-solving and technical leadership.</li>\n<li>Contribute to the growth of Synopsys&#39; leadership in EDA by empowering customers to leverage the full capabilities of verification platforms.</li>\n</ul>\n<p><strong>What You’ll Need</strong></p>\n<ul>\n<li>Bachelor’s degree in Electronics with 7+ years or Master’s degree in Electronics with 5+ years of experience.</li>\n<li>Proficiency in verification technologies, including simulation, UVM, SVA, and LRM.</li>\n<li>Strong expertise in HDL languages (Verilog, VHDL, SystemVerilog) and digital design fundamentals.</li>\n<li>Proven experience in debugging simulation mismatches and verification flows.</li>\n<li>Advanced scripting skills (Perl, TCL, Make, Shell) and working knowledge of UNIX environments.</li>\n<li>Exposure to Synopsys EDA tools such as SpyGlass, VC SpyGlass, Verdi is a plus.</li>\n</ul>\n<p><strong>Who You Are</strong></p>\n<ul>\n<li>Excellent written and oral communication skills, comfortable interfacing with global teams and customers.</li>\n<li>Collaborative team player with a proactive and innovative mindset.</li>\n<li>Detail-oriented and organized, able to manage multiple tasks and priorities.</li>\n<li>Motivated self-starter with strong problem-solving abilities.</li>\n<li>Adaptable and open to travel, eager to learn and grow in a fast-paced environment.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of</strong></p>\n<p>You will join a dynamic and diverse team of applications engineers dedicated to solving the most challenging problems in the verification domain. Our team works at the intersection of technology development, customer engagement, and product innovation, collaborating with experts across field, R&amp;D, and product validation globally. We foster a culture of continuous learning, open communication, and mutual support, ensuring every member can make a meaningful impact and grow professionally.</p>\n<p><strong>Rewards and Benefits</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a4490a5f-125","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/sr-staff-application-engineer-vcs-simulation/44408/93232526272","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["verification technologies","simulation","UVM","SVA","LRM","HDL languages","Verilog","VHDL","SystemVerilog","digital design fundamentals","advanced scripting skills","Perl","TCL","Make","Shell","UNIX environments","Synopsys EDA tools","SpyGlass","VC SpyGlass","Verdi"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:36.950Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"verification technologies, simulation, UVM, SVA, LRM, HDL languages, Verilog, VHDL, SystemVerilog, digital design fundamentals, advanced scripting skills, Perl, TCL, Make, Shell, UNIX environments, Synopsys EDA tools, SpyGlass, VC SpyGlass, Verdi"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_06826e94-e25"},"title":"ASIC Digital Design, Sr Engineer","description":"<p>You are a passionate, detail-oriented engineer who thrives in collaborative environments and enjoys tackling complex technical challenges. With a strong theoretical and practical background in high-speed data recovery circuits, you are eager to contribute your expertise to cutting-edge mixed-signal designs.</p>\n<p>You have a proven track record in digital design and verification, and you are comfortable working across ASIC, FPGA, and firmware domains. Your experience enables you to interpret and review digital and analog specifications, create robust analog models, and write modular, constrained-random testbenches in Verilog and SystemVerilog.</p>\n<p>You are adept at performing functional, assertion, and code coverage, and you have a keen eye for failure analysis and testplan management. Your organisational skills ensure that projects move forward efficiently, and your communication abilities allow you to interface effectively with multidisciplinary teams and customer support groups.</p>\n<p>You value diversity, inclusivity, and continuous learning, seeking out opportunities to grow and mentor others. As someone who is motivated by innovation, you are excited to work with an expert team and help deliver high-end mixed-signal designs that power the next generation of smart technology.</p>\n<p><strong>Responsibilities:</strong></p>\n<ul>\n<li>Designing and verifying ASIC, FPGA, and firmware for high-speed mixed-signal circuits.</li>\n</ul>\n<ul>\n<li>Reviewing digital and analog specifications to ensure alignment with project goals.</li>\n</ul>\n<ul>\n<li>Creating analog models based on schematics and functional requirements.</li>\n</ul>\n<ul>\n<li>Developing modular, constrained-random testbenches in Verilog and SystemVerilog for robust verification.</li>\n</ul>\n<ul>\n<li>Performing functional, assertion, and code coverage, analysing results to identify areas for improvement.</li>\n</ul>\n<ul>\n<li>Developing, managing, and tracking comprehensive testplans to ensure thorough verification.</li>\n</ul>\n<ul>\n<li>Reviewing and analysing failure cases to drive corrective actions and enhance product reliability.</li>\n</ul>\n<ul>\n<li>Running gate-level simulations to validate design integrity and performance.</li>\n</ul>\n<ul>\n<li>Collaborating with cross-functional design groups and customer support teams to resolve technical challenges.</li>\n</ul>\n<p><strong>Impact:</strong></p>\n<ul>\n<li>Advancing the development of high-performance mixed-signal designs that enable next-generation applications.</li>\n</ul>\n<ul>\n<li>Ensuring functional and performance integrity of silicon IP products through rigorous verification.</li>\n</ul>\n<ul>\n<li>Accelerating time-to-market for differentiated products by reducing risk and increasing design confidence.</li>\n</ul>\n<ul>\n<li>Contributing to the world&#39;s broadest portfolio of silicon IP, supporting innovation in AI, IoT, 5G, and more.</li>\n</ul>\n<ul>\n<li>Enhancing reliability and quality of products that power smart devices and autonomous systems.</li>\n</ul>\n<ul>\n<li>Supporting Synopsys&#39; reputation as a leader in chip design and software security by delivering excellence.</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>BSEE with 2 years of digital design and verification experience, or MSEE with 0 years of digital design and verification industry experience.</li>\n</ul>\n<ul>\n<li>Expertise in ASIC design, synthesis, and clock domain crossing (CDC).</li>\n</ul>\n<ul>\n<li>Hands-on experience writing complex testcases in Verilog and SystemVerilog.</li>\n</ul>\n<ul>\n<li>Familiarity with code quality metrics and best practices in verification methodologies.</li>\n</ul>\n<ul>\n<li>Ability to create system-level specifications for digital and analog domains.</li>\n</ul>\n<ul>\n<li>Strong knowledge of high-speed digital and mixed-signal design principles.</li>\n</ul>\n<ul>\n<li>Experience with asynchronous clock crossings and DFT (Design For Test) methodologies.</li>\n</ul>\n<p><strong>Team:</strong></p>\n<p>Join a highly experienced mixed-signal design team, dedicated to delivering high-end mixed-signal designs from specification development through functional and performance testing. You&#39;ll be working alongside expert digital and mixed-signal engineers, collaborating across design, verification, and customer support to push the boundaries of innovation in silicon IP and SoC integration.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_06826e94-e25","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/markham/asic-digital-design-sr-engineer-16245/44408/92980004576","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC design","FPGA","firmware","Verilog","SystemVerilog","digital design","verification","analog design","clock domain crossing","asynchronous clock crossings","DFT"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:28.157Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Markham"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC design, FPGA, firmware, Verilog, SystemVerilog, digital design, verification, analog design, clock domain crossing, asynchronous clock crossings, DFT"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_4b854245-f20"},"title":"Digital Design Internship","description":"<p>Our internship programs offer real-world projects, hands-on experience, and opportunities to collaborate with passionate teams globally. Explore your interests, share your ideas, and bring them to life while shaping your career path within our inclusive culture that fosters innovation and collaboration.</p>\n<p>As a Digital Design Intern, you will collaborate within a Digital and Verification Development team to design and validate complex digital mixed-signal high-speed interface IP. You will engage in hands-on verification tasks, leveraging guidance from senior engineers, and apply best-in-class methodologies. You will also build and nurture productive working relationships across analog and digital design teams, participate in product and project reviews, and prepare and present comprehensive reports that summarize technical project outcomes, milestones, and challenges.</p>\n<p><strong>Key Responsibilities:</strong></p>\n<ul>\n<li>Collaborate within a Digital and Verification Development team to design and validate complex digital mixed-signal high-speed interface IP.</li>\n<li>Engage in hands-on verification tasks, leveraging guidance from senior engineers, and apply best-in-class methodologies.</li>\n<li>Build and nurture productive working relationships across analog and digital design teams.</li>\n<li>Participate in product and project reviews, providing technical input and feedback to drive project success.</li>\n<li>Prepare and present comprehensive reports that summarize technical project outcomes, milestones, and challenges.</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Currently pursuing a master&#39;s degree in Electrical Engineering or similar field.</li>\n<li>Basic knowledge in Digital Design.</li>\n<li>Demonstrated ability to prepare and present technical reports and project documentation.</li>\n<li>Curious and eager to learn new technologies and methodologies.</li>\n<li>Strong team player who values collaboration and open communication.</li>\n<li>Highly organized, able to manage time and priorities effectively.</li>\n<li>Analytical problem solver with a proactive and adaptable mindset.</li>\n<li>Good communicator in English, both written and verbal.</li>\n</ul>\n<p><strong>Program Facts:</strong></p>\n<ul>\n<li>Program Length: 6 months</li>\n<li>Location: TecMaia, Maia or Lagoas Park, Oeiras. Portugal.</li>\n<li>Working Model: In-office</li>\n<li>Part-time or Full-time (preferable)</li>\n<li>Start Date: May 2026</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_4b854245-f20","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/porto-salvo/digital-design-internship/44408/93437232688","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"internship","x-salary-range":null,"x-skills-required":["Digital Design","Verification Tasks","Best-in-Class Methodologies","Productive Working Relationships","Technical Project Outcomes"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:20:18.271Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Porto Salvo"}},"employmentType":"INTERN","occupationalCategory":"Engineering","industry":"Technology","skills":"Digital Design, Verification Tasks, Best-in-Class Methodologies, Productive Working Relationships, Technical Project Outcomes"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b71ab127-2f5"},"title":"ASIC Digital Design Verification, Staff Engineer","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>An enthusiastic and detail-oriented ASIC Digital Design Verification Engineer with a passion for cutting-edge technology and a penchant for solving complex problems. You thrive in a collaborative environment and are adept at translating high-level requirements into robust and efficient designs. Your expertise, coupled with your strong understanding of digital design and verification methodologies, makes you an invaluable asset to any project. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently, taking on complex challenges, and delivering innovative solutions. You are proactive, with excellent communication skills that enable you to work effectively with cross-functional teams. Your ability to adapt quickly to new challenges and technologies ensures that you remain at the forefront of industry advancements.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Designing and implementing verification environments to ensure the correctness of Interface IP protocols.</li>\n<li>Collaborating with design and architecture teams to identify and fix bugs.</li>\n<li>Performing all task related to verifying a complex digital IP including detailed test plans, functional coverage analysis and driving coverage closure.</li>\n<li>Mentoring and guiding junior verification engineers in best practices and methodologies.</li>\n<li>Conducting design and verification reviews and providing constructive feedback to improve overall quality and functionality.</li>\n<li>Documenting design specifications, test plans, and verification reports.</li>\n<li>Proficiency in System Verilog, UVM, SVA, and other verification techniques.</li>\n<li>Strong understanding of digital design and verification concepts.</li>\n<li>Excellent problem-solving skills and attention to detail.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.</li>\n<li>Enhancing the robustness and efficiency of our verification processes and methodologies.</li>\n<li>Contributing to the successful launch of Interface IP products, impacting various industries.</li>\n<li>Driving innovation and excellence within the verification team.</li>\n<li>Improving the overall performance and functionality of Synopsys&#39; IP offerings.</li>\n<li>Fostering a culture of continuous improvement and technical excellence.</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>Proficiency in digital design and verification methodologies.</li>\n<li>Experience with developing testbenches using System Verilog and UVM.</li>\n<li>Expertise in using advanced verification techniques.</li>\n<li>Familiarity with scripting languages such as Python or Perl for automation.</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Detail-oriented with a strong analytical mindset.</li>\n<li>Excellent communicator, able to convey complex technical concepts clearly.</li>\n<li>Collaborative team player who thrives in a dynamic environment.</li>\n<li>Proactive and self-motivated, with a commitment to continuous learning.</li>\n<li>A results-driven professional committed to delivering high-quality work.</li>\n<li>Mentor and leader, capable of guiding and developing junior engineers.</li>\n</ul>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You will be part of a highly skilled and motivated verification team focused on delivering cutting-edge Interface IP solutions. The team is dedicated to maintaining the highest standards of quality and performance, working collaboratively to tackle complex verification challenges. You will have the opportunity to work alongside industry experts and contribute to the development of next-generation technologies.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b71ab127-2f5","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/munich/asic-digital-design-verification-staff-engineer/44408/91617487440","x-work-arrangement":"Onsite","x-experience-level":"Staff","x-job-type":"Employee","x-salary-range":null,"x-skills-required":["System Verilog","UVM","SVA","digital design and verification methodologies","advanced verification techniques","scripting languages"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:19:36.891Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Munich"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"System Verilog, UVM, SVA, digital design and verification methodologies, advanced verification techniques, scripting languages"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8bcaf6b7-774"},"title":"ASIC Digital Design, Senior Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p><strong>Responsibilities:</strong></p>\n<p>Define and develop ASIC RTL design and verification at both chip level and block level. Collaborate with cross-functional teams to design, implement, and verify PCIe interfaces. Perform RTL coding, synthesis, and simulation to ensure design functionality and performance. Conduct design reviews and provide technical guidance to junior engineers. Work closely with physical design teams to ensure seamless integration and optimization. Debug and resolve design issues to ensure timely delivery of high-quality products.</p>\n<p><strong>Impact:</strong></p>\n<p>Contribute to the development of high-performance silicon chips that power next-generation technologies. Enhance the functionality and performance of Synopsys&#39; PCIe solutions. Drive innovation and improve design methodologies within the team. Ensure the successful delivery of complex ASIC projects on time and within budget. Mentor and guide junior engineers, fostering a culture of continuous learning and development. Collaborate with cross-functional teams to deliver integrated and optimized solutions for our customers.</p>\n<p><strong>Requirements:</strong></p>\n<p>Bachelor&#39;s or Master&#39;s degree in Electrical Engineering, Computer Engineering, or a related field. Extensive experience in ASIC digital design and verification. Strong knowledge of PCIe protocols and interfaces. Proficiency in RTL coding (Verilog/SystemVerilog) and simulation tools. Experience with synthesis, timing analysis, and formal verification.</p>\n<p><strong>Team:</strong></p>\n<p>Join a dynamic and collaborative team of engineers dedicated to designing and delivering high-performance silicon solutions. Our team focuses on innovation, quality, and continuous improvement, working together to solve complex technical challenges and deliver industry-leading products.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_8bcaf6b7-774","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/austin/asic-digital-design-senior-staff-engineer/44408/93286401456","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$138000-$208000","x-skills-required":["ASIC digital design","RTL coding","simulation tools","synthesis","timing analysis","formal verification","PCIe protocols","interfaces"],"x-skills-preferred":["chip architecture","circuit design","verification","physical design"],"datePosted":"2026-04-05T13:19:02.864Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Austin"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC digital design, RTL coding, simulation tools, synthesis, timing analysis, formal verification, PCIe protocols, interfaces, chip architecture, circuit design, verification, physical design","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":138000,"maxValue":208000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_13c8941c-0c1"},"title":"Automotive Functional Safety Staff Engineer - Digital DesignWare IP","description":"<p>We are seeking a highly skilled Automotive Functional Safety Staff Engineer to join our team in Bengaluru. As a key member of our team, you will be responsible for ensuring the safety and reliability of our automotive IP products. This includes developing and maintaining ISO 26262 work products, collaborating with internal product development teams and external automotive customers, and evaluating customer requirements pertaining to quality, functional safety, and automotive reliability.</p>\n<p>Our ideal candidate will have a strong academic foundation in electrical engineering, formal training and demonstrated expertise in ISO 26262 functional safety standards, and hands-on experience with semiconductor development flows and digital design at the IP/SoC level. You will also have proficiency in English, both written and spoken, for effective collaboration and documentation.</p>\n<p>As a staff engineer, you will be expected to lead and participate in quality and functional safety reviews, generate comprehensive reports and recommendations for continuous improvement, and continuously improve and update functional safety methods, templates, and best practices to align with evolving standards and customer needs.</p>\n<p>If you are a detail-oriented and organized individual with exceptional analytical and problem-solving abilities, and a collaborative team player who communicates effectively with colleagues and customers worldwide, we encourage you to apply for this exciting opportunity.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_13c8941c-0c1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/automotive-functional-safety-staff-engineer-digital-designware-ip/44408/91204625376","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ISO 26262","Semiconductor development flows","Digital design at the IP/SoC level","English language proficiency","Functional safety standards"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:18:15.063Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Automotive","skills":"ISO 26262, Semiconductor development flows, Digital design at the IP/SoC level, English language proficiency, Functional safety standards"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0b3b891d-187"},"title":"Analog Design, Principal Engineer","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>You are an experienced Analog Design Manager with a passion for high-speed SerDes technology. You have a proven track record in leading teams to develop cutting-edge analog integrated circuits. Your expertise in Multi-Gbps NRZ &amp; PAM4 SERDES IP, combined with your strong leadership skills, enables you to guide a team through complex design challenges. You thrive in a collaborative environment, working alongside analog and digital designers from diverse backgrounds. Your technical proficiency is complemented by your ability to develop schedules and action plans that ensure project success. With excellent communication and documentation skills, you effectively present design activities and solutions to critical issues. You are committed to fostering an environment of continuous improvement and operational excellence.</p>\n<p>What You’ll Be Doing:</p>\n<p>Directing and guiding the activities of a team of analog designers developing high-speed SERDES IP.\nConducting design reviews and evaluating the final results of simulation and electrical characterization reports.\nPresenting the results of design activities, technology assessments, or critical issue investigations and making recommendations for actions necessary to achieve desired results.\nSelecting, developing, and evaluating personnel to ensure the efficient operation of the team.\nDeveloping schedules and action plans to meet overall project timelines.\nReviewing documented design features and test plans.\nEnsuring that the team follows processes and operational policies for maximum design quality.\nConsulting on the electrical characterization of the SerDes IP product and proposing solutions for post-silicon design updates.</p>\n<p>What You’ll Need:</p>\n<p>B.Tech/BE/M.Tech/MS in Electronics Engineering.\n8+ years of experience in Analog Design for High-Speed SerDes applications.\n3-5 years of experience in a management or supervisory role.\nIn-depth familiarity with transistor level circuit design and sound CMOS design fundamentals.\nDetailed design experience with SerDes sub-circuits such as receive equalizers, samplers, voltage/current-mode drivers, serializers, deserializers,voltage-controlled oscillator, phase mixer, delay-locked loop, phase locked loop, bandgap reference, ADC, and DAC, DSP, Signal Integrity\nFamiliarity with both analog and digital circuits and issues related to interfacing and timing between them.\nAware of ESD issues (i.e. circuit techniques, layout).\nFamiliarity with custom digital design (i.e. highspeed logic paths).\nKnowledge of design for reliability (i.e. EM, IR, aging, etc.).\nKnowledge of layout effects (i.e. matching, reliability, proximity effects, etc.).\nGood communication and documentation skills.</p>\n<p>The Impact You Will Have:</p>\n<p>Driving the development of high-speed SerDes IP that meets industry standards and customer requirements.\nFostering innovation and excellence within the analog design team.\nEnsuring the delivery of high-quality, reliable analog integrated circuits.\nContributing to the advancement of Synopsys&#39; technology portfolio in the analog and mixed-signal domains.\nEnhancing the performance and efficiency of our high-speed communication products.\nSupporting the growth and development of team members through effective leadership and mentorship.</p>\n<p>Who You Are:</p>\n<p>You are a proactive leader with a strong technical background in analog design. You possess excellent problem-solving skills and the ability to make sound decisions under pressure. Your collaborative nature allows you to work effectively with cross-functional teams. You are detail-oriented and have a keen eye for quality. Your passion for continuous learning and improvement drives you to stay updated with the latest industry trends and technologies. You are committed to fostering a positive and inclusive team culture, encouraging innovation and excellence.</p>\n<p>The Team You’ll Be A Part Of:</p>\n<p>You will be part of a fast-growing analog and mixed-signal R&amp;D team developing high-speed analog integrated circuits in the latest FinFET process nodes. The team is composed of talented analog and digital designers from a wide variety of backgrounds. Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0b3b891d-187","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/analog-design-principal-engineer-14131/44408/91386421616","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Analog Design","High-Speed SerDes Technology","Multi-Gbps NRZ & PAM4 SERDES IP","Transistor Level Circuit Design","CMOS Design Fundamentals","SerDes Sub-Circuits","ESD Issues","Custom Digital Design","Design for Reliability","Layout Effects"],"x-skills-preferred":["Leadership","Communication","Documentation","Problem-Solving","Decision-Making","Collaboration","Quality Assurance","Continuous Learning","Innovation","Excellence"],"datePosted":"2026-04-05T13:18:01.010Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog Design, High-Speed SerDes Technology, Multi-Gbps NRZ & PAM4 SERDES IP, Transistor Level Circuit Design, CMOS Design Fundamentals, SerDes Sub-Circuits, ESD Issues, Custom Digital Design, Design for Reliability, Layout Effects, Leadership, Communication, Documentation, Problem-Solving, Decision-Making, Collaboration, Quality Assurance, Continuous Learning, Innovation, Excellence"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_888db686-e04"},"title":"ASIC/SoC Presales Applications Engineer","description":"<p>Engineer the Future with Us</p>\n<p>We currently have 614 open roles</p>\n<p><strong>Innovation Starts Here</strong></p>\n<p>Find Jobs For</p>\n<p>Where?When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.</p>\n<p><strong>ASIC/SoC Presales Applications Engineer - 16648</strong></p>\n<p>Sunnyvale, California, United States</p>\n<p>Save</p>\n<p>Category: EngineeringHire Type: Employee</p>\n<p><strong>Job ID</strong> 16648<strong>Base Salary Range</strong> $184000-$276000<strong>Date posted</strong> 03/31/2026</p>\n<p><strong><strong>We Are:</strong></strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p><strong><strong>You Are:</strong></strong></p>\n<p>You are a seasoned ASIC, SoC, or Chiplet Architect, Manager, or Design Engineer, bringing extensive expertise in IC Digital, Mixed Signal, or Analog Design. Your technical prowess is matched by your ability to engage and inspire customers, translating complex engineering concepts into clear, impactful solutions. You thrive in fast-paced, dynamic environments and are adept at navigating competitive landscapes. Your organizational skills and self-motivation ensure you deliver on ambitious goals, while your creative approach to problem-solving enables you to overcome challenges with finesse. You build trust and rapport quickly, fostering long-lasting relationships with both internal teams and external stakeholders. With a Bachelor’s (15+ years) or Master’s (11+ years) degree in a relevant field, you understand industry protocols such as SerDes, UCIe, PCIe, DDR, USB, MIPI, or Ethernet, bringing added value to each engagement. You are passionate about driving technology forward and contributing to customer success, ready to make a significant impact at Synopsys.</p>\n<p><strong><strong>What You’ll Be Doing:</strong></strong></p>\n<ul>\n<li>Presenting Synopsys solutions to senior managers and technical stakeholders, showcasing the value and capabilities of our IP portfolio.</li>\n</ul>\n<ul>\n<li>Engaging with customers to understand their unique requirements and challenges, proposing tailored technical solutions that meet their needs.</li>\n</ul>\n<ul>\n<li>Positioning Synopsys competitively in technical discussions, articulating differentiators and advantages in the marketplace.</li>\n</ul>\n<ul>\n<li>Liaising between technical, marketing, and sales teams to ensure seamless communication and alignment on project objectives.</li>\n</ul>\n<ul>\n<li>Driving strategy and execution for technical solution design, influencing customer architectures and product adoption.</li>\n</ul>\n<ul>\n<li>Supporting sales and business unit negotiations with expert insight into technical feasibility, solution fit, and value proposition.</li>\n</ul>\n<p><strong><strong>The Impact You Will Have:</strong></strong></p>\n<ul>\n<li>Lead customer engagements, ensuring Synopsys solutions align perfectly with client requirements and goals.</li>\n</ul>\n<ul>\n<li>Collaborate across global teams to deliver innovative, winning solutions that drive business growth.</li>\n</ul>\n<ul>\n<li>Accelerate adoption of Synopsys products and platforms within key customer accounts.</li>\n</ul>\n<ul>\n<li>Provide critical technical insight, shaping the design and success of customer chip projects.</li>\n</ul>\n<ul>\n<li>Drive customer and business success by enabling efficient, high-performance SoC and ASIC design.</li>\n</ul>\n<ul>\n<li>Ensure successful delivery of complex SoC projects across multiple regions, supporting Synopsys&#39; reputation as a market leader.</li>\n</ul>\n<p><strong><strong>What You’ll Need:</strong></strong></p>\n<ul>\n<li>Deep expertise in IC design, including Digital, Mixed Signal, or Analog domains.</li>\n</ul>\n<ul>\n<li>Experience in customer-facing roles, technical sales, or sales support within the semiconductor industry.</li>\n</ul>\n<ul>\n<li>Exceptional communication skills, able to convey complex technical concepts to diverse audiences.</li>\n</ul>\n<ul>\n<li>Strong organizational and project management abilities, driving multiple projects to completion.</li>\n</ul>\n<ul>\n<li>Solid understanding of major semiconductor IP product lines and industry protocols (SerDes, UCIe, PCIe, DDR, USB, MIPI, Ethernet).</li>\n</ul>\n<p><strong><strong>Who You Are:</strong></strong></p>\n<p>A creative problem solver and strategic thinker, you excel at collaborating with diverse teams and stakeholders. You are driven by a passion for technology, innovation, and customer success, bringing a positive, solutions-oriented mindset to every challenge. Your adaptability and leadership enable you to thrive in high-pressure situations, while your integrity and commitment build trust across all levels of the organization.</p>\n<p><strong><strong>The Team You’ll Be A Part Of:</strong></strong></p>\n<p>You’ll join a collaborative group dedicated to delivering groundbreaking chip design solutions using Synopsys IP. The team works closely with Sales, R&amp;D, and Marketing, fostering a supportive and innovative environment where your ideas and expertise will help shape next-generation semiconductor products.</p>\n<p><strong><strong>Rewards and Benefits:</strong></strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_888db686-e04","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/asic-soc-presales-applications-engineer-16648/44408/93479957968","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"employee","x-salary-range":"$184000-$276000","x-skills-required":["IC design","Digital design","Mixed signal design","Analog design","SerDes","UCIe","PCIe","DDR","USB","MIPI","Ethernet"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:17:32.722Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"occupationalCategory":"engineering","industry":"technology","skills":"IC design, Digital design, Mixed signal design, Analog design, SerDes, UCIe, PCIe, DDR, USB, MIPI, Ethernet","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":184000,"maxValue":276000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_5004de27-21f"},"title":"ASIC Digital Verification, Principal Engineer","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>An experienced and highly skilled ASIC Digital Verification Engineer with a passion for ensuring the highest quality in digital design. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently, taking on complex challenges and delivering innovative solutions. You are detail-oriented, with a strong analytical mindset, and can communicate effectively with various stakeholders. Your ability to mentor and lead junior engineers is a testament to your extensive experience in the field. You thrive in a collaborative environment and are committed to continuous learning and improvement.</p>\n<p>What You&#39;ll Be Doing:</p>\n<ul>\n<li>Designing and implementing verification environments to ensure the correctness of Interface IP protocols.</li>\n<li>Creating and executing detailed test plans to verify complex ASIC designs.</li>\n<li>Developing and maintaining verification IP and testbenches using SystemVerilog and UVM.</li>\n<li>Collaborating with design and architecture teams to identify and fix bugs.</li>\n<li>Performing functional coverage analysis and driving coverage closure.</li>\n<li>Mentoring and guiding junior verification engineers in best practices and methodologies.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.</li>\n<li>Enhancing the robustness and efficiency of our verification processes and methodologies.</li>\n<li>Contributing to the successful launch of Interface IP products, impacting various industries.</li>\n<li>Driving innovation and excellence within the verification team.</li>\n<li>Improving the overall performance and functionality of Synopsys&#39; IP offerings.</li>\n<li>Fostering a culture of continuous improvement and technical excellence.</li>\n</ul>\n<p>What You&#39;ll Need:</p>\n<ul>\n<li>Extensive experience in ASIC digital verification, specifically with Interface IP protocols, such as PCIe, CXL, DDR, Ethernet.</li>\n<li>Proficiency in SystemVerilog and UVM methodologies.</li>\n<li>Strong understanding of digital design and verification concepts.</li>\n<li>Experience with simulation tools such as VCS, ModelSim, or similar.</li>\n<li>Excellent problem-solving skills and attention to detail.</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Detail-oriented with a strong analytical mindset.</li>\n<li>Excellent communicator, able to convey complex technical concepts clearly.</li>\n<li>Collaborative team player who thrives in a dynamic environment.</li>\n<li>Proactive and self-motivated, with a commitment to continuous learning.</li>\n<li>Mentor and leader, capable of guiding and developing junior engineers.</li>\n</ul>\n<p>The Team You&#39;ll Be A Part Of:</p>\n<p>You will be part of a highly skilled and motivated verification team focused on delivering cutting-edge Interface IP solutions. The team is dedicated to maintaining the highest standards of quality and performance, working collaboratively to tackle complex verification challenges. You will have the opportunity to work alongside industry experts and contribute to the development of next-generation technologies.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_5004de27-21f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/austin/asic-digital-verification-principal-engineer/44408/93498497008","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$166,000-$249,000","x-skills-required":["ASIC digital verification","Interface IP protocols","SystemVerilog","UVM methodologies","Digital design and verification concepts","Simulation tools (VCS, ModelSim)"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:16:01.507Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Austin"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC digital verification, Interface IP protocols, SystemVerilog, UVM methodologies, Digital design and verification concepts, Simulation tools (VCS, ModelSim)","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":166000,"maxValue":249000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_8fd4e717-d94"},"title":"Silicon Power Engineer","description":"<p>We are seeking a highly motivated and experienced Hardware Engineer to join our dynamic and fast-paced Silicon Co Design Group. As a Silicon Power Engineer, you will be responsible for performing test case execution, debugging silicon issues related to correlation and functionality, and generating high-quality results and providing design feedback.</p>\n<p>You will work alongside system architects, chip and board designers, software/firmware engineers, HW/SW applications engineers, process/reliability specialists, ATE engineers, and operations in a dynamic and high-energy work environment to bring industry-defining products to market.</p>\n<p>Your responsibilities will include:</p>\n<ul>\n<li>Collaborating with cross-functional teams to craft essential next-generation product features that are important for performance, power optimization, and power management.</li>\n<li>Collaborating to craft tools for post-silicon work, build post-silicon methodologies to characterize silicon power, correlate silicon behavior with simulation.</li>\n<li>Working with various Arch &amp; Design teams to come up with test plans of new features.</li>\n<li>Collaborating with other validation &amp; bring-up teams to bring up/characterize silicon power and power saving features.</li>\n<li>Working with design &amp; estimation teams to correlate with pre-silicon expectation, work with HW and SW teams to do the vital tuning and optimization of silicon power.</li>\n<li>Developing power consumption models to be used in binning, productization, and customer application notes, characterize and develop various power control mechanisms together with Arch/Design/SW teams.</li>\n</ul>\n<p>We need to see:</p>\n<ul>\n<li>B. Tech or M. Tech in Electronics Engineering stream, with 3+ years related work experience, excellent problem-solving, collaborative, and interpersonal skills.</li>\n<li>Strong understanding of aspects related to silicon power and performance, technology node impacts, Hardware and Software interactions at system level.</li>\n<li>Hands-on experience with silicon bring up, validation, and productization, good knowledge in board and system design considerations, Power supply design.</li>\n<li>Very good problem-solving and hardware debugging skills, very good data analysis and logical reasoning skills.</li>\n<li>Strong familiarity with HW lab environment and understanding of various lab equipment.</li>\n<li>Experience in working with windows. Linux exposure is highly preferred.</li>\n<li>Working experience with scripting languages like perl and/or python is a plus point.</li>\n<li>Must be a great teammate and ready to collaborate with global teams from diverse cultural backgrounds in a high-energy environment.</li>\n<li>Exposure to critical path analysis, power analysis, process technologies, transistor/device physics, silicon reliability, and aging mechanisms.</li>\n<li>Background with power supply and substrate noise analysis and mitigation. Exposure to digital design, circuit analysis, computer architecture, BIOS, drivers, and software applications.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_8fd4e717-d94","directApply":true,"hiringOrganization":{"@type":"Organization","name":"NVIDIA","sameAs":"https://nvidia.wd5.myworkdayjobs.com","logo":"https://logos.yubhub.co/nvidia.com.png"},"x-apply-url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Silicon-Power-Engineer_JR2014243","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["silicon power","performance","technology node impacts","Hardware and Software interactions at system level","silicon bring up","validation","productization","board and system design considerations","Power supply design","HW lab environment","lab equipment","windows","Linux","perl","python","critical path analysis","power analysis","process technologies","transistor/device physics","silicon reliability","aging mechanisms","power supply","substrate noise analysis","digital design","circuit analysis","computer architecture","BIOS","drivers","software applications"],"x-skills-preferred":["scripting languages","cross-functional teams","next-generation product features","power optimization","power management","post-silicon work","simulation","test plans","validation","bring-up teams","power saving features","design","estimation","HW and SW teams","tuning","optimization","power consumption models","binning","productization","customer application notes","power control mechanisms"],"datePosted":"2026-03-09T20:48:22.427Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"India, Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"silicon power, performance, technology node impacts, Hardware and Software interactions at system level, silicon bring up, validation, productization, board and system design considerations, Power supply design, HW lab environment, lab equipment, windows, Linux, perl, python, critical path analysis, power analysis, process technologies, transistor/device physics, silicon reliability, aging mechanisms, power supply, substrate noise analysis, digital design, circuit analysis, computer architecture, BIOS, drivers, software applications, scripting languages, cross-functional teams, next-generation product features, power optimization, power management, post-silicon work, simulation, test plans, validation, bring-up teams, power saving features, design, estimation, HW and SW teams, tuning, optimization, power consumption models, binning, productization, customer application notes, power control mechanisms"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c7f74748-41e"},"title":"Senior Graphic Designer","description":"<p>We&#39;re looking for a Senior Graphic Designer to join our creative team in Benicia, CA. As a Senior Graphic Designer, you will be responsible for conceiving and developing the core creative ideas that fuel Dunlop&#39;s global marketing. Your creativity will influence Dunlop&#39;s brand perception as it applies to product lines such as Tortex, MXR, Cry Baby, Dunlop, and more.</p>\n<p>You&#39;ll work closely with the Art Director and supporting creative team to create award-winning branding, packaging, print, environmental, POP, and digital design projects. In joining the Dunlop in-house design team, you will collaborate with iconic rock artists, past and present, including Jimi Hendrix, Metallica, Tool, Eddie Van Halen, Green Day, Iron Maiden, Jack White, Tom Morello, and Slash.</p>\n<p>Our team also collaborates with outside agencies, illustrators, artists, and brands including Pendleton, Supreme, Shepard Fairey, John Van Hamersveld, ilovedust, and One Horse Town.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Serve as a lead creative contributor driving Dunlop&#39;s marketing campaigns across print and digital</li>\n<li>Design award-winning packaging for consumer electronic products and musical accessories</li>\n<li>Collaborate with cross-functional teams to design and launch industry-leading music products</li>\n<li>Work closely with Art Director and Creative Director to design electronic products for iconic rock artists, past and present</li>\n<li>Collaborate with the Creative Director and Art Director on title sequences for product demos, short films, and social media content</li>\n<li>Create presentations for executive leadership, as well as external artists and management teams</li>\n<li>Maintain and evolve brand consistency across Dunlop&#39;s 2,000+ product catalog</li>\n<li>Proactively research music industry trends, as well as broader design, photography, and visual culture trends</li>\n<li>Partner with world-class external agencies, illustrators, artists, and brand collaborators</li>\n<li>Oversee projects from concept through final execution, ensuring consistency, quality, and attention to detail</li>\n<li>Work closely with photographers, video editors, print and web production artists</li>\n<li>Mentor junior designers and share expertise to strengthen the overall creative team</li>\n<li>Participate in weekly project status meetings, marketing meetings, and collaborative creative sessions</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>Bachelor&#39;s degree in graphic design or related field</li>\n<li>4–7+ years of professional design experience in an agency or in-house studio environment</li>\n<li>Strong portfolio demonstrating excellence in print, packaging, digital, and motion design</li>\n<li>Demonstrates a mastery of branding, typography, layout, and color theory</li>\n<li>Proven experience in executing dynamic marketing campaigns in print and digital</li>\n<li>Wide understanding of printing techniques</li>\n<li>Solid understanding of point of purchase design principles</li>\n<li>Experience with trade show and exhibition design</li>\n<li>Excellent written and verbal communication skills</li>\n<li>Receptive to feedback with the ability to iterate and refine creative work</li>\n<li>Exceptional time management, organizational skills, and attention to detail</li>\n<li>Advanced in Adobe Creative Suite (Photoshop, Illustrator, InDesign, After Effects)</li>\n<li>Passion for guitar or music is a definite plus</li>\n</ul>\n<p><strong>Benefits</strong></p>\n<p>We offer a competitive salary commensurate with experience, ranging from $85,000 to $100,000 annually. Benefits include:</p>\n<ul>\n<li>Profit Sharing Plan</li>\n<li>401k Program</li>\n<li>Medical, Dental, Vision Plan</li>\n<li>Life Insurance</li>\n<li>Long-Term Disability Insurance</li>\n<li>Paid Holidays</li>\n<li>Vacation and Sick Leave</li>\n<li>Dunlop Manufacturing Inc. is an Equal Opportunity Employer.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_c7f74748-41e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Dunlop Manufacturing, Inc.","sameAs":"https://apply.workable.com","logo":"https://logos.yubhub.co/j.com.png"},"x-apply-url":"https://apply.workable.com/j/A4B4A104FB","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$85,000 - $100,000 annually","x-skills-required":["Graphic Design","Branding","Typography","Layout","Color Theory","Adobe Creative Suite","Photoshop","Illustrator","InDesign","After Effects"],"x-skills-preferred":["Motion Design","Packaging Design","Environmental Design","POP Design","Digital Design","Print Design","Web Design"],"datePosted":"2026-03-09T16:12:14.148Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Benicia, California"}},"employmentType":"FULL_TIME","occupationalCategory":"Design","industry":"Manufacturing","skills":"Graphic Design, Branding, Typography, Layout, Color Theory, Adobe Creative Suite, Photoshop, Illustrator, InDesign, After Effects, Motion Design, Packaging Design, Environmental Design, POP Design, Digital Design, Print Design, Web Design","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":85000,"maxValue":100000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b49156c3-2de"},"title":"Junior Graphic Designer","description":"<p>Join our creative team in Benicia, CA as a Junior Graphic Designer. We&#39;re looking for a design-driven creative who is ready to develop their skills while contributing to iconic brands such as Tortex, MXR, Cry Baby, and Dunlop.</p>\n<p>In this role, you will be mentored and work closely with the Production Artist, Senior Designer, and Art Director. You will support senior designer and art director on design projects, assist with the creation of digital assets for web, email, and social media, and implement design changes across packaging systems.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Support senior designer and art director on design projects</li>\n<li>Assist with the creation of digital assets for web, email, and social media</li>\n<li>Implement design changes across packaging systems</li>\n<li>Execute design revisions based on feedback</li>\n<li>Produce high-quality physical comps for internal design reviews and executive presentations</li>\n<li>Prepare files for print and digital production</li>\n<li>Photography re-touch and edit support</li>\n<li>Maintain brand consistency across all deliverables</li>\n<li>Organize and manage design files and assets</li>\n<li>Participate in team meetings and collaborative creative sessions</li>\n<li>Research design trends, references, and inspiration</li>\n<li>Collaborate with cross-functional teams as needed</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor’s degree in Graphic Design or related field</li>\n<li>0–2 years of professional design experience</li>\n<li>Portfolio demonstrating a passion for design and strong fundamentals</li>\n<li>Basic understanding of branding, typography, layout, and color theory</li>\n<li>Experience creating print and digital work</li>\n<li>Familiarity with digital design formats (social media, email, web)</li>\n<li>Excellent craft with physical and digital design projects</li>\n<li>Willingness to learn and take direction</li>\n<li>Strong attention to detail and organizational skills</li>\n<li>Good written and verbal communication skills</li>\n<li>Ability to manage multiple tasks and meet deadlines</li>\n<li>Proficiency in Adobe Creative Suite (Photoshop, Illustrator, InDesign, After Effects)</li>\n<li>Interest in design trends and visual culture</li>\n<li>Passion for guitar or music is a definite plus</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_b49156c3-2de","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Dunlop Manufacturing, Inc.","sameAs":"https://apply.workable.com","logo":"https://logos.yubhub.co/j.com.png"},"x-apply-url":"https://apply.workable.com/j/2C028C5B07","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"full-time","x-salary-range":"$27.00–$37.00 per hour","x-skills-required":["Graphic Design","Adobe Creative Suite","Branding","Typography","Layout","Color Theory","Print Design","Digital Design","Social Media","Email","Web Design"],"x-skills-preferred":["Design Trends","Visual Culture","Guitar","Music"],"datePosted":"2026-03-09T16:11:57.897Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Benicia"}},"employmentType":"FULL_TIME","occupationalCategory":"Design","industry":"Manufacturing","skills":"Graphic Design, Adobe Creative Suite, Branding, Typography, Layout, Color Theory, Print Design, Digital Design, Social Media, Email, Web Design, Design Trends, Visual Culture, Guitar, Music"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a986e7e2-8fe"},"title":"Senior ASIC Digital Designer","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p>You Are:</p>\n<p>You are a skilled and passionate engineer with expertise in system design, embedded firmware, digital design, and verification with over 8+ years of experience. You are a skilled engineer with technical leadership, strategic thinking, and ability to model, architect, and validate mixed-signal SoC development, seeking to make a tangible impact in the semiconductor industry. You value collaboration and mentorship, welcoming opportunities to both learn from and share knowledge with your peers. Your experience with memory interface protocols such as DDR, LPDDR and HBM enables you to quickly contribute to our next-generation solutions.</p>\n<p>Technical knowledge in latest DDR, LPDDR, MRDIMM and DFI protocols, with a proven track record in working successfully in IP product developments while focused on verification. You thrive in a matrixed, international, and team-oriented environment with multiple stakeholders. Work hands-on, having a collaborative mindset, thinking clearly and concisely when capturing requirements, and maintaining a proactive attitude to achieve results. You are passionate about right first-time development, ensuring traceability of all verification requirements and covering the whole ecosystem of Controller and PHY.</p>\n<p>You bring knowledge of system, digital, firmware design, high-speed memory interface skills.  Your experience includes delivering &quot;best-in-class&quot; solutions for protocols like DDR, LPDDR, and HBM. You are highly proficient in creating and using robust verification environments using UVM methodology and System Verilog, and you leverage system level modeling using advanced tools such as MATLAB and scripting languages, Perl, Python, and C++ to automate design and validation flows.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Developing and optimizing embedded firmware for advanced DDR/LPDDR/HBM memory interface PHYs</li>\n<li>Contributing and collaborating with hardware teams to analyze and debug embedded firmware</li>\n<li>Optimizing and developing new PHY training algorithms using system level modeling tools</li>\n<li>Collaborating closely with analog, digital, and hardware teams to ensure overall system integrity</li>\n<li>Bridging the gap between pre- and post-silicon verification to ensure best-in-class customer support</li>\n<li>Developing and deploying tests on silicon as part of bring up plan with extensive knowledge of the design internals</li>\n<li>Reproducing silicon failures on FPGA/Emulation to identify root causes</li>\n<li>Fostering technical excellence and knowledge sharing across the organization.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhancing cross-functional collaboration to improve product quality and end customer satisfaction.</li>\n<li>Evolving/adopting and integrating best-in-class methodologies within the organization for fast silicon bring-up</li>\n<li>Standardizing and optimizing workflows to increase efficiency and compliance.</li>\n<li>Accelerating product innovation and time-to-market by establishing best practices to bridge the gap between architecture and physical implementation using system modeling, functional simulation emulation, and system integration.</li>\n<li>Directly impact customer success by providing guidance, technical support, and innovative solutions.</li>\n<li>Champion diversity and inclusion, ensuring a respectful and opportunity-rich workplace for all team members.</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>8+ years of experience in Firmware, ASIC design, verification, system validation, and technical roles.</li>\n<li>Be results driven</li>\n<li>Proven leadership in developing, optimizing, and verifying SW/HW using UVM-based co-verification environment.</li>\n<li>Advanced scripting proficiency in Shell, Perl, Python, and C++ for workflow automation and process improvement.</li>\n<li>In-depth knowledge of system-level validation for high-speed interface PHY</li>\n<li>Proven track record of working cross-functionally and driving issues to closure</li>\n<li>Knowledge of mixed-signal design</li>\n<li>Experience in working in cross-functional collaborations</li>\n<li>Be an excellent communicator and a beacon for change</li>\n</ul>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>Inclusion and Diversity:</p>\n<p>Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a986e7e2-8fe","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/nepean/senior-asic-digital-designer-15194/44408/91882458112","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Firmware","ASIC design","Verification","System validation","Technical roles","UVM-based co-verification environment","Shell","Perl","Python","C++","System-level validation for high-speed interface PHY","Mixed-signal design","Cross-functional collaborations"],"x-skills-preferred":["System design","Embedded firmware","Digital design","Memory interface protocols","DDR","LPDDR","HBM","MATLAB","System Verilog"],"datePosted":"2026-03-09T11:05:55.028Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Nepean"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Firmware, ASIC design, Verification, System validation, Technical roles, UVM-based co-verification environment, Shell, Perl, Python, C++, System-level validation for high-speed interface PHY, Mixed-signal design, Cross-functional collaborations, System design, Embedded firmware, Digital design, Memory interface protocols, DDR, LPDDR, HBM, MATLAB, System Verilog"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_5f4e85a9-296"},"title":"Staff Analog Design Engineer","description":"<p><strong>Overview</strong></p>\n<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p><strong>Job Description</strong></p>\n<p><strong>Category</strong></p>\n<p>Engineering</p>\n<p><strong>Hire Type</strong></p>\n<p>Employee</p>\n<p><strong>Job ID</strong></p>\n<p>15391</p>\n<p><strong>Remote Eligible</strong></p>\n<p>No</p>\n<p><strong>Date Posted</strong></p>\n<p>02/23/2026</p>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p><strong>You Are:</strong></p>\n<p>You are a seasoned analog design professional with a passion for pushing technology boundaries. With over a decade of hands-on experience in analog IC design, you thrive in fast-paced, collaborative environments and are motivated by technical challenges. Your expertise in Multi-Gbps NRZ &amp; PAM4 SERDES IP and familiarity with the latest FinFET and gate-all-around process nodes set you apart as a leader in the field. You are adept at translating complex SerDes standards into innovative, high-performance circuit architectures and are comfortable navigating the intricacies of transistor-level design, system-level budgeting, and analog/digital co-design.</p>\n<p>You excel at mentoring peers, sharing knowledge, and advocating for design excellence. Your strong analytical skills allow you to quickly identify architectural bottlenecks and propose effective solutions. You are detail-oriented, balancing deep technical focus with a strategic view of project goals and timelines. Communication is one of your strengths—whether presenting simulation data, documenting design features, or collaborating across multidisciplinary teams, you articulate complex ideas clearly to both technical and non-technical audiences.</p>\n<p>Beyond your technical expertise, you are committed to continuous learning and growth, staying abreast of industry trends and emerging technologies. You value diversity and inclusion, recognizing that great ideas come from a variety of perspectives. Your proactive and adaptable approach ensures you thrive in dynamic, innovative environments where your contributions drive meaningful impact.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Reviewing SerDes standards to develop novel transceiver architectures and detailed sub-block specifications.</li>\n</ul>\n<ul>\n<li>Investigating and architecting circuit solutions that address performance bottlenecks, enabling significant improvements in power, area, and speed.</li>\n</ul>\n<ul>\n<li>Collaborating with cross-functional analog and digital design teams to streamline design and verification processes for optimal efficiency and quality.</li>\n</ul>\n<ul>\n<li>Overseeing and guiding the physical layout to minimize parasitics, device stress, and process variations, ensuring robust silicon performance.</li>\n</ul>\n<ul>\n<li>Presenting and reviewing simulation data with internal teams and external stakeholders, including industry panels and customer reviews.</li>\n</ul>\n<ul>\n<li>Documenting design features, test plans, and results, and consulting on electrical characterization and post-silicon analysis for product enhancements.</li>\n</ul>\n<ul>\n<li>Analyzing customer silicon data to identify design improvement opportunities and proposing solutions for post-silicon updates.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Drive innovation in high-speed analog/mixed-signal design, enabling next-generation connectivity solutions.</li>\n</ul>\n<ul>\n<li>Shape the architectural direction of SERDES IP, influencing industry standards and future product offerings.</li>\n</ul>\n<ul>\n<li>Enhance the performance, power efficiency, and reliability of Synopsys’ silicon IP portfolio.</li>\n</ul>\n<ul>\n<li>Mentor and elevate the technical capabilities of team members, fostering a culture of excellence and continuous learning.</li>\n</ul>\n<ul>\n<li>Directly contribute to successful customer deployments by addressing post-silicon challenges and ensuring robust field performance.</li>\n</ul>\n<ul>\n<li>Strengthen Synopsys’ market leadership in advanced process nodes and high-speed communication technologies.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>MTech/MS with 4+ years or BTech/BS with 5+ years of practical analog IC design experience in Electrical or Computer Engineering (or related field).</li>\n</ul>\n<ul>\n<li>Proven expertise with FinFET technologies and CMOS tape-outs.</li>\n</ul>\n<ul>\n<li>Deep understanding of Multi-Gbps high-speed designs (PAM4, NRZ) and SERDES architectures.</li>\n</ul>\n<ul>\n<li>Extensive design experience with SERDES sub-circuits (e.g., TX, RX, adaptive equalizers, PLL, DLL, BGR, regulators, oscillators, ADC/DAC).</li>\n</ul>\n<ul>\n<li>Skilled in analog/digital co-design, calibration, adaptation, and timing handoff for optimized circuit performance.</li>\n</ul>\n<ul>\n<li>Familiarity with ESD protection, custom digital design, and design for reliability (EM, IR, aging, self-heating).</li>\n</ul>\n<ul>\n<li>Proficient with schematic entry, physical layout, design verification tools, and SPICE simulators.</li>\n</ul>\n<ul>\n<li>Experience with scripting languages (TCL, PERL, MATLAB) for post-processing simulation results.</li>\n</ul>\n<ul>\n<li>Understanding of system-level budgeting (jitter, amplitude, noise) and signal integrity (packaging, parasitics, crosstalk).</li>\n</ul>\n<ul>\n<li>Excellent communication and documentation skills.</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>Collaborative and open-minded, eager to share knowledge and learn from others.</li>\n</ul>\n<ul>\n<li>Detail-oriented and thorough, with a commitment to delivering high-quality results.</li>\n</ul>\n<ul>\n<li>Analytical thinker with strong problem-solving abilities and a proactive approach.</li>\n</ul>\n<ul>\n<li>Excellent communicator, able to convey complex technical concepts clearly.</li>\n</ul>\n<ul>\n<li>Adaptable and resilient in fast-paced, dynamic environments.</li>\n</ul>\n<ul>\n<li>Committed to fostering an inclusive, innovative, and supportive workplace.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of:</strong></p>\n<p>You’ll join a world-class analog and mixed-signal R&amp;D team at Synopsys, working alongside experts in high-speed IC design, verification, and CAD tool development. The team is collaborative, diverse, and passionate about innovation, with a focus on developing cutting-edge SERDES IP for advanced process nodes. You’ll have access to best-in-class design tools, mentorship, and opportunities for professional growth as you help shape the future of connectivity technology.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.</p>\n<p>What is it like to be an Analog Design Engineer at Synopsys?</p>\n<p>Arman Shahmuradyan</p>\n<p>Analog Design, Manager</p>\n<p><strong>Benefits</strong></p>\n<p>At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>\n<p>Visit Benefits Page</p>\n<ul>\n<li>### Health &amp; Wellness</li>\n</ul>\n<p>Comprehensive medical and healthcare plans that work for you and your family.</p>\n<ul>\n<li>### Time Away</li>\n</ul>\n<p>In addition to company holidays, we have ETO and FTO Programs.</p>\n<ul>\n<li>### Family Support</li>\n</ul>\n<p>Maternity and patern</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_5f4e85a9-296","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hyderabad/staff-analog-design-engineer/44408/92076328848","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog IC design","FinFET technologies","CMOS tape-outs","Multi-Gbps high-speed designs","SERDES architectures","analog/digital co-design","calibration","adaptation","timing handoff","ESD protection","custom digital design","design for reliability","schematic entry","physical layout","design verification tools","SPICE simulators","scripting languages","system-level budgeting","signal integrity"],"x-skills-preferred":[],"datePosted":"2026-03-09T11:05:32.632Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hyderabad, Telangana, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog IC design, FinFET technologies, CMOS tape-outs, Multi-Gbps high-speed designs, SERDES architectures, analog/digital co-design, calibration, adaptation, timing handoff, ESD protection, custom digital design, design for reliability, schematic entry, physical layout, design verification tools, SPICE simulators, scripting languages, system-level budgeting, signal integrity"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_3b0726c6-2a1"},"title":"Senior Applications Engineer – Verification","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You are a driven and curious engineering professional, passionate about tackling complex technical challenges and eager to make a real difference in the semiconductor industry. You thrive in collaborative, diverse environments and are energized by working alongside global experts to solve high-value problems. You are committed to continuous learning and growth, staying ahead of the curve in verification methodologies, HDL/HVL technologies, and dynamic simulation.</p>\n<p>Collaborate with customers to understand their verification challenges and provide tailored technical solutions using Synopsys Verification Platform. Support customer projects throughout their tapeout schedules, ensuring timely resolution of technical issues and successful project outcomes. Deliver technical presentations, workshops, and training sessions on Synopsys EDA tools, methodologies, and best practices.</p>\n<p>Enable customers to optimize and verify chips for power, cost, and performance—accelerating their time-to-market. Build strong, collaborative relationships with customers, fostering trust and loyalty through expert support and innovation. Drive adoption of Synopsys Verification Platform, contributing to company growth and industry leadership.</p>\n<p>Master’s degree in Electronics, or Bachelor’s degree in Electronics with 1-2 years of relevant experience. Solid understanding of digital design, HDLs (Verilog, VHDL), and System Verilog. Experience with dynamic simulation verification, including methodologies, debug, low power, and coverage. Familiarity with Synopsys EDA tools (VCS, Verdi) is a plus. Proficiency in UNIX environments and scripting languages such as Tcl, with the ability to automate and optimize workflows.</p>\n<p>Collaborative team player who values diversity and inclusion. Detail-oriented, organized, and able to manage multiple priorities effectively. Innovative thinker with a proactive, results-driven mindset. Motivated, self-organized, and open to travel as required. Strong interpersonal and social communication skills, fostering positive relationships with colleagues and clients. Adaptable and eager to learn, embracing new technologies and methodologies.</p>\n<p>You’ll be part of the Customer Success Group, a collaborative and diverse team dedicated to building strong partnerships with market leaders and innovators. The team’s core mission is to enable customers to solve high-value problems through advanced verification solutions and continuous technical support. Working closely with domain experts across global locations, you’ll develop deep expertise in Synopsys Verification Platform and play a key role in helping customers achieve their design goals efficiently and effectively.</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_3b0726c6-2a1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/application-engineering-sr-engineer/44408/92040418272","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["digital design","HDLs (Verilog, VHDL)","System Verilog","dynamic simulation verification","Synopsys EDA tools (VCS, Verdi)","UNIX environments","scripting languages (Tcl)"],"x-skills-preferred":["verification methodologies","HDL/HVL technologies","dynamic simulation"],"datePosted":"2026-03-09T11:04:40.752Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"digital design, HDLs (Verilog, VHDL), System Verilog, dynamic simulation verification, Synopsys EDA tools (VCS, Verdi), UNIX environments, scripting languages (Tcl), verification methodologies, HDL/HVL technologies, dynamic simulation"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_798ace47-ff9"},"title":"Staff Design Verification Engineer","description":"<p><strong>Overview</strong></p>\n<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p><strong>Job Description</strong></p>\n<p><strong>Senior Digital Verification Engineer</strong></p>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities, meet unique performance, power, and size requirements, and get differentiated products to market quickly with reduced risk. Join us to transform the future through continuous technological innovation.</p>\n<p><strong>You Are:</strong></p>\n<p>You are a driven Digital Verification Engineer with a passion for technology and innovation. You thrive on tackling complex verification challenges and excel in pre-silicon functional verification of high-speed PHY IPs. Your strong foundation in RTL enables you to develop robust verification environments, and your eagerness to learn keeps you at the forefront of industry advancements. You possess a dynamic personality that brings energy to your team, and you’re adept at collaborating with diverse colleagues. You take ownership of verification activities, from creating comprehensive test plans and test cases to implementing advanced checkers and assertions. Your diagnostic and problem-solving skills are exceptional, allowing you to quickly analyze failures and optimize verification flows. You are comfortable with industry-standard tools and methodologies, and you enjoy working in environments that require both independent initiative and teamwork. Your familiarity with scripting languages and high-speed interface protocols further enhances your versatility. If you are ready to lead verification efforts that power the Era of Smart Everything, Synopsys is the place where your skills and passion will make a lasting impact.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Developing functional verification environments (test benches) for complex digital design blocks.</li>\n<li>Creating comprehensive test plans and test cases to ensure thorough coverage and robust design validation.</li>\n<li>Implementing checkers, assertions, random test generators, high-level transactional models, and bus functional models (BFMs).</li>\n<li>Performing simulations, generating random and focused stimulus, and conducting coverage analysis to verify functionality.</li>\n<li>Building architecture and micro-architecture knowledge of digital blocks under test to drive effective verification strategies.</li>\n<li>Collaborating with cross-functional teams to share insights and resolve issues throughout the pre-silicon verification process.</li>\n<li>Utilizing industry-standard verification tools and methodologies to enhance efficiency and quality.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Ensuring the reliability and performance of high-speed PHY IPs through rigorous pre-silicon functional verification.</li>\n<li>Accelerating product time-to-market by identifying and resolving design issues early in the development cycle.</li>\n<li>Reducing risk for customers by delivering thoroughly verified and differentiated silicon IP solutions.</li>\n<li>Supporting the development of next-generation products that power innovations in AI, 5G, IoT, and more.</li>\n<li>Contributing technical expertise to the team, fostering a culture of continuous improvement and learning.</li>\n<li>Promoting collaboration and knowledge sharing across engineering teams to achieve collective goals.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>Bachelor’s degree in Electronics Engineering with 3-8 years of relevant experience, or Master’s degree with 2-6 years.</li>\n<li>Background in pre-silicon verification of complex PHY IPs, ASIC, or SoC designs.</li>\n<li>Proficiency in Verilog, System Verilog, UVM, and netlist simulations.</li>\n<li>Excellent diagnostic and problem-solving skills for debugging and optimizing verification flows.</li>\n<li>Experience with industry-standard development and verification tools and methodologies.</li>\n<li>Familiarity with scripting languages such as Perl, TCL, and Shell scripting (preferred).</li>\n<li>Experience with formal verification, System Verilog Assertions, and code/functional coverage analysis (preferred).</li>\n<li>Knowledge of high-speed interface protocols such as DDR and LPDDR (preferred).</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>Analytical thinker with a strong eagerness to learn and grow.</li>\n<li>Dynamic personality, energizing and motivating team members.</li>\n<li>Strong communicator, able to collaborate effectively in diverse environments.</li>\n<li>Self-motivated leader, capable of driving verification activities independently and as part of a team.</li>\n<li>Detail-oriented, ensuring thorough validation and quality in all deliverables.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of:</strong></p>\n<p>You will be part of a highly skilled Silicon IP engineering team focused on delivering robust verification solutions for high-speed PHY interfaces. The team is composed of experts in digital design, verification, and architecture, working collaboratively to solve complex challenges and push the boundaries of semiconductor technology. Together, you will contribute to the development of industry-leading products that power the next generation of intelligent devices.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.</p>\n<p><strong>Benefits</strong></p>\n<p>At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>\n<p>Visit Benefits Page</p>\n<ul>\n<li>### Health &amp; Wellness</li>\n</ul>\n<p>Comprehensive medical and healthcare plans that work for you and your family.</p>\n<ul>\n<li>### Time Away</li>\n</ul>\n<p>In addition to company holidays, we have ETO and FTO Programs.</p>\n<ul>\n<li>### Family Support</li>\n</ul>\n<p>Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.</p>\n<ul>\n<li>### ESPP</li>\n</ul>\n<p>Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.</p>\n<ul>\n<li>### Retirement Plans</li>\n</ul>\n<p>Save for your future with our retirement plans that vary by region and country.</p>\n<ul>\n<li>### Compensation</li>\n</ul>\n<p>Competitive salaries.</p>\n<p>\\<em>\\</em> Benefits vary by country and region - check with your recruiter to confirm</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_798ace47-ff9","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/staff-design-verification-engineer/44408/91940192160","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","System Verilog","UVM","netlist simulations","Perl","TCL","Shell scripting","formal verification","System Verilog Assertions","code/functional coverage analysis","high-speed interface protocols"],"x-skills-preferred":["RTL","digital design","verification","architecture","scripting languages","high-speed interface protocols"],"datePosted":"2026-03-09T11:04:17.561Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, System Verilog, UVM, netlist simulations, Perl, TCL, Shell scripting, formal verification, System Verilog Assertions, code/functional coverage analysis, high-speed interface protocols, RTL, digital design, verification, architecture, scripting languages, high-speed interface protocols"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_66bb454a-27e"},"title":"Application Engineering, Sr Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You are a passionate and versatile engineering professional who thrives in a dynamic, fast-paced environment. With a deep technical acumen and a knack for creative problem-solving, you are driven to deliver innovative solutions that address complex challenges. You have a proven track record in application engineering, accompanied by a strong understanding of EDA tools, chip design flows, and customer-centric solution delivery.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Collaborating with customers to understand their technical challenges and providing comprehensive solutions using Synopsys tools and platforms.</li>\n<li>Driving the adoption and integration of EDA tools in customer design flows, ensuring optimal utilization and performance.</li>\n<li>Developing and delivering technical workshops, training sessions, and product demonstrations tailored to customer needs.</li>\n<li>Partnering with R&amp;D and product management teams to influence product direction and resolve complex technical issues.</li>\n<li>Authoring and maintaining technical documentation, application notes, and best practice guides.</li>\n<li>Providing pre- and post-sales technical support, including troubleshooting, bug tracking, and solution development.</li>\n<li>Mentoring and guiding junior engineers, fostering a culture of technical excellence and innovation.</li>\n</ul>\n<p><strong>Impact</strong></p>\n<ul>\n<li>Accelerating customer success by ensuring seamless deployment and integration of Synopsys solutions.</li>\n<li>Enhancing product quality and usability through direct feedback and collaboration with R&amp;D teams.</li>\n<li>Expanding Synopsys&#39; footprint in key accounts by demonstrating technical excellence and building strong customer relationships.</li>\n<li>Reducing design cycle times and improving overall productivity for our customers.</li>\n<li>Contributing to the growth of Synopsys&#39; technical community through knowledge sharing and mentoring.</li>\n<li>Influencing future product innovations by identifying emerging customer needs and market trends.</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>Strong expertise in ASIC/FPGA design and verification methodologies.</li>\n<li>Hands-on experience with industry-leading EDA tools such as synthesis, simulation, and formal verification platforms.</li>\n<li>Proficiency in scripting languages (e.g., Python, Perl, TCL) and automation frameworks.</li>\n<li>Solid understanding of digital design, SoC architectures, and semiconductor manufacturing processes.</li>\n<li>Ability to analyze and resolve complex technical issues quickly and effectively.</li>\n</ul>\n<p><strong>Team</strong></p>\n<p>You&#39;ll join an accomplished team of application engineering experts at the forefront of EDA and semiconductor innovation. Our team partners closely with customers, R&amp;D, and product management to deliver world-class solutions and technical support. We foster a collaborative, inclusive culture that encourages continuous learning, knowledge sharing, and professional growth.</p>\n<p><strong>Rewards and Benefits</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_66bb454a-27e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/application-engineering-sr-staff-engineer/44408/92454718832","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC/FPGA design and verification methodologies","EDA tools","scripting languages","digital design","SoC architectures"],"x-skills-preferred":["Python","Perl","TCL","automation frameworks"],"datePosted":"2026-03-08T22:20:37.650Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC/FPGA design and verification methodologies, EDA tools, scripting languages, digital design, SoC architectures, Python, Perl, TCL, automation frameworks"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_88dca118-c5c"},"title":"Creative Director, Art","description":"<p><strong>Job Posting</strong></p>\n<p><strong>Creative Director, Art</strong></p>\n<p><strong>Location</strong></p>\n<p>San Francisco</p>\n<p><strong>Employment Type</strong></p>\n<p>Full time</p>\n<p><strong>Department</strong></p>\n<p>Marketing</p>\n<p><strong>Compensation</strong></p>\n<ul>\n<li>$266K – $295K • Offers Equity</li>\n</ul>\n<p>The base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.</p>\n<p><strong>Benefits</strong></p>\n<ul>\n<li>Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts</li>\n</ul>\n<ul>\n<li>Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)</li>\n</ul>\n<ul>\n<li>401(k) retirement plan with employer match</li>\n</ul>\n<ul>\n<li>Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)</li>\n</ul>\n<ul>\n<li>Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees</li>\n</ul>\n<ul>\n<li>13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)</li>\n</ul>\n<ul>\n<li>Mental health and wellness support</li>\n</ul>\n<ul>\n<li>Employer-paid basic life and disability coverage</li>\n</ul>\n<ul>\n<li>Annual learning and development stipend to fuel your professional growth</li>\n</ul>\n<ul>\n<li>Daily meals in our offices, and meal delivery credits as eligible</li>\n</ul>\n<ul>\n<li>Relocation support for eligible employees</li>\n</ul>\n<ul>\n<li>Additional taxable fringe benefits, such as charitable donation matching and wellness stipends, may also be provided.</li>\n</ul>\n<p><strong>About the Team</strong></p>\n<p>OpenAI didn’t begin as a traditional company. It began as an idea: that artificial intelligence could be developed in a way that benefits everyone. As a creative team, our role is to help make sure the work behind that idea is understood, as it leaves the lab and meets the world.</p>\n<p>This company works at the frontier of intelligence. Like any frontier, it’s unfinished, constantly shifting, and still being explored. Our job is to stay close to that uncertainty and help shape how this story gets told, in a way that feels grounded and human. We do this through campaigns, launches, films, brand systems, and work that doesn’t fit neatly into any of those categories yet. This team is for people who want to help shape something from the beginning.</p>\n<p><strong>About the Role</strong></p>\n<p>We’re looking for an experienced Creative Director, Art to join our in-house creative team. In this role, you’ll lead the visual direction and creative expression of OpenAI’s brand across campaigns, product launches, and cultural moments. You’ll shape and direct high-impact creative work that communicates the capabilities, possibilities, and responsibilities of our technology.</p>\n<p>This role sits at the intersection of conceptual thinking and visual craft. You’ll partner closely with writers, designers, marketers, product leaders, and external collaborators to develop big ideas and bring them to life across formats—from key visuals and digital experiences to films, product storytelling, and live brand moments.</p>\n<p>To us, creativity is a team sport. Ideas get better when you talk them through and build on each other’s thinking. We value curiosity over certainty, kindness over ego, and the ability to balance craft with decisiveness.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Lead the visual concepting and creative direction for brand campaigns, product launches, and key storytelling initiatives</li>\n</ul>\n<ul>\n<li>Develop and direct compelling visual ideas that translate OpenAI’s products and technology into clear, inspiring, and culturally resonant creative work</li>\n</ul>\n<ul>\n<li>Partner closely with Creative Directors, writers, designers, motion artists, and producers to shape integrated campaign ideas</li>\n</ul>\n<ul>\n<li>Provide creative leadership from early concept through final execution across multiple channels and formats</li>\n</ul>\n<ul>\n<li>Guide the visual direction of campaign photography, illustration, motion, film, and digital experiences—sometimes hands-on, often through external collaborators</li>\n</ul>\n<ul>\n<li>Collaborate closely with Product, Research, Marketing, and Comms to translate complex technology into compelling visual storytelling</li>\n</ul>\n<ul>\n<li>Help evolve OpenAI’s visual language and brand system in ways that are distinctive, scalable, and expressive</li>\n</ul>\n<ul>\n<li>Maintain a high bar for visual craft, conceptual thinking, and creative ambition across all work</li>\n</ul>\n<ul>\n<li>Lead multiple creative initiatives simultaneously with clarity, strong decision-making, and creative conviction</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>Have 10+ years of experience as an Art Director or Creative Director at a top-tier creative agency and/or in-house at a modern technology company, with experience in both strongly preferred</li>\n</ul>\n<ul>\n<li>Bring a strong background in visual design and art direction across channels—including digital, social, film, product storytelling, and experiential work</li>\n</ul>\n<ul>\n<li>Are a conceptual thinker who can develop big creative ideas and guide them from early strategy through execution</li>\n</ul>\n<ul>\n<li>Have experience leading integrated campaigns and large-scale brand initiatives</li>\n</ul>\n<ul>\n<li>Are comfortable operating in fast-moving environments with evolving priorities and complex creative challenges</li>\n</ul>\n<ul>\n<li>Have exceptional design taste and a deep commitment to visual craft and storytelling</li>\n</ul>\n<ul>\n<li>Are a strong cross-functional collaborator who works effectively with writers, designers, marketers, product leaders, and external collaborators</li>\n</ul>\n<p><strong>What We Offer</strong></p>\n<ul>\n<li>Competitive salary and equity package</li>\n</ul>\n<ul>\n<li>Opportunity to work on high-impact creative projects that shape the future of AI</li>\n</ul>\n<ul>\n<li>Collaborative and dynamic team environment</li>\n</ul>\n<ul>\n<li>Flexible work arrangements, including remote work options</li>\n</ul>\n<ul>\n<li>Access to cutting-edge technology and tools</li>\n</ul>\n<ul>\n<li>Professional development opportunities, including training and mentorship</li>\n</ul>\n<ul>\n<li>Recognition and rewards for outstanding performance</li>\n</ul>\n<p><strong>How to Apply</strong></p>\n<p>If you’re passionate about creating innovative and impactful visual work, and you’re excited about the opportunity to join a dynamic and collaborative team, please submit your application, including your resume and a cover letter that outlines your experience and qualifications for this role.</p>\n<p>We can’t wait to hear from you!</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_88dca118-c5c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/eb73ffd3-8d38-46be-9035-bae7b2f16098","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$266K – $295K","x-skills-required":["Visual Design","Art Direction","Creative Direction","Conceptual Thinking","Visual Craft","Storytelling","Collaboration","Leadership","Communication","Problem-Solving"],"x-skills-preferred":["Digital Design","Social Media","Film","Product Storytelling","Experiential Design","Motion Graphics","Illustration","Photography","Branding","Brand Strategy"],"datePosted":"2026-03-06T18:35:45.630Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Design","industry":"Technology","skills":"Visual Design, Art Direction, Creative Direction, Conceptual Thinking, Visual Craft, Storytelling, Collaboration, Leadership, Communication, Problem-Solving, Digital Design, Social Media, Film, Product Storytelling, Experiential Design, Motion Graphics, Illustration, Photography, Branding, Brand Strategy","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":266000,"maxValue":295000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_fa5ba0ca-6de"},"title":"LMS Manager & Senior Instructional Designer","description":"<p><strong>Instructional Designer</strong></p>\n<p><strong>About the role</strong></p>\n<p>We’re looking for a technically strong, design-led <strong>LMS Manager &amp; Senior Instructional Designer</strong> to own and evolve the <strong>Synthesia Academy,</strong> our customer-facing learning platform used by tens if thousands of learners globally.</p>\n<p>This role sits at the intersection of <strong>instructional design, LMS architecture, and web experience design</strong>. You’ll be responsible for how the Academy is structured, built, and experienced end-to-end: from learning pathways and course design to page layouts, navigation, and visual quality.</p>\n<p>This is <strong>not</strong> an internal enablement role. Customer education at Synthesia is a core part of the product experience and must meet the same quality bar as our marketing site and in-app journeys.</p>\n<p><strong><strong>What You’ll Do</strong></strong></p>\n<p><strong>Own the LMS and Academy Architecture</strong></p>\n<ul>\n<li>Act as the primary owner of the <strong>Synthesia Academy architecture</strong> , ensuring it is intuitive, scalable, and visually polished.</li>\n</ul>\n<ul>\n<li>Design and maintain <strong>learning pathways</strong>, course hierarchies, page structures, and navigation.</li>\n</ul>\n<ul>\n<li>Build and manage LMS pages and templates in <strong>Thought Industries</strong> (or a similar customer-facing LMS).</li>\n</ul>\n<ul>\n<li>Continuously improve the Academy experience based on customer feedback, data, and product changes.</li>\n</ul>\n<p><strong>Design and Build Learning Experiences</strong></p>\n<ul>\n<li>Design and develop customer-facing courses, certifications, and learning paths grounded in strong instructional design principles.</li>\n</ul>\n<ul>\n<li>Translate complex product concepts into clear, engaging, and actionable learning experiences.</li>\n</ul>\n<ul>\n<li>Create content across formats including video, interactive modules, and in-LMS experiences.</li>\n</ul>\n<ul>\n<li>Ensure learning experiences scale across global audiences, personas, and use cases.</li>\n</ul>\n<p><strong>Web Design &amp; LMS Build</strong></p>\n<ul>\n<li>Design and build Academy pages with a <strong>web-first mindset</strong>, not a traditional LMS mindset.</li>\n</ul>\n<ul>\n<li>Use <strong>HTML and CSS</strong> to customize layouts, improve usability, and elevate visual quality beyond out-of-the-box LMS templates.</li>\n</ul>\n<ul>\n<li>Design learning and page layouts in <strong>Figma</strong>, then implement them accurately in the LMS.</li>\n</ul>\n<ul>\n<li>Ensure consistency with Synthesia’s brand, accessibility standards, and design system.</li>\n</ul>\n<p><strong>Collaborate Across Teams</strong></p>\n<ul>\n<li>Partner closely with Product, Product Marketing, Customer Success, Support, and Enablement teams.</li>\n</ul>\n<ul>\n<li>Work with Brand and Design to ensure Academy visuals and interactions meet the same bar as customer-facing web experiences.</li>\n</ul>\n<ul>\n<li>Create and manage video-based learning content using <strong>Synthesia</strong>.</li>\n</ul>\n<p><strong>Iterate and Improve</strong></p>\n<ul>\n<li>Use engagement data, completion rates, and qualitative feedback to continuously improve Academy structure and content.</li>\n</ul>\n<ul>\n<li>Treat the Academy as a living product, iterating regularly as Synthesia and customer needs evolve.</li>\n</ul>\n<p><strong><strong>Who You Are</strong></strong></p>\n<ul>\n<li>A senior <strong>instructional designer</strong> with proven experience building customer-facing learning experiences.</li>\n</ul>\n<ul>\n<li>An <strong>LMS owner and builder</strong> who understands how structure, navigation, and page design influence learner behaviour.</li>\n</ul>\n<ul>\n<li><strong>Strong web design skills are a must</strong>—you’ve designed and built digital experiences, not just content.</li>\n</ul>\n<ul>\n<li>Confident using <strong>HTML and CSS</strong> to customise and improve LMS pages.</li>\n</ul>\n<ul>\n<li>Comfortable designing in <strong>Figma</strong> and translating designs into live experiences.</li>\n</ul>\n<ul>\n<li>Highly detail-oriented, with a strong eye for layout, hierarchy, and visual polish.</li>\n</ul>\n<ul>\n<li>Customer-obsessed and comfortable working in a fast-moving, product-led environment.</li>\n</ul>\n<p><strong><strong>What We’re Looking For</strong></strong></p>\n<p><strong><strong>Must-Haves</strong></strong></p>\n<ul>\n<li>Proven experience owning or managing a <strong>customer-facing LMS or Academy</strong>.</li>\n</ul>\n<ul>\n<li>Strong instructional design foundation and a portfolio of real-world work.</li>\n</ul>\n<ul>\n<li>Demonstrable <strong>web design and LMS build experience</strong>.</li>\n</ul>\n<ul>\n<li>Hands-on experience with <strong>HTML and CSS</strong>.</li>\n</ul>\n<ul>\n<li>Experience working cross-functionally with Product, CS, or Marketing teams.</li>\n</ul>\n<ul>\n<li>Excellent written and verbal communication skills.</li>\n</ul>\n<p><strong><strong>Nice-to-Haves</strong></strong></p>\n<ul>\n<li>Experience with <strong>Thought Industries</strong>.</li>\n</ul>\n<ul>\n<li>Experience creating learning content using <strong>Synthesia</strong> or other video-based tools.</li>\n</ul>\n<ul>\n<li>Background in digital design, UX, or web content management.</li>\n</ul>\n<ul>\n<li>French, German, or Spanish speaker</li>\n</ul>\n<p><strong><strong>Why Join Synthesia</strong></strong></p>\n<ul>\n<li><strong>Own a Critical Customer Experience:</strong> The Academy is central to how customers learn and succeed with Synthesia.</li>\n</ul>\n<ul>\n<li><strong>High Craft, High Trust:</strong> You’ll have the autonomy to build things properly and hold a high quality bar.</li>\n</ul>\n<ul>\n<li><strong>Room to Grow:</strong> This role sits at the intersection of learning design, web experience, and product thinking.</li>\n</ul>\n<ul>\n<li><strong>A Team That Loves Building:</strong> We iterate, collaborate, and care deeply about the details.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_fa5ba0ca-6de","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synthesia","sameAs":"https://www.synthesia.io/","logo":"https://logos.yubhub.co/synthesia.io.png"},"x-apply-url":"https://jobs.ashbyhq.com/synthesia/8b09d60a-00e6-4837-be62-9cb69eeac2a7","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"Competitive salary and benefits package","x-skills-required":["instructional design","LMS architecture","web experience design","HTML","CSS","Figma","Thought Industries","video-based learning content creation","cross-functional collaboration","excellent written and verbal communication skills"],"x-skills-preferred":["experience with Thought Industries","experience creating learning content using Synthesia or other video-based tools","background in digital design, UX, or web content management","French, German, or Spanish speaker"],"datePosted":"2026-03-06T18:32:58.944Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"UK Remote"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"instructional design, LMS architecture, web experience design, HTML, CSS, Figma, Thought Industries, video-based learning content creation, cross-functional collaboration, excellent written and verbal communication skills, experience with Thought Industries, experience creating learning content using Synthesia or other video-based tools, background in digital design, UX, or web content management, French, German, or Spanish speaker"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_aeca00cd-202"},"title":"Hardware Tools Engineer","description":"<p><strong>Hardware Tools Engineer</strong></p>\n<p><strong>About the Team</strong></p>\n<p>OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI’s supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI.</p>\n<p><strong>About the Role</strong></p>\n<p>You will develop and evolve the tooling ecosystem that hardware engineers rely on every day — from hardware compilers and IR transformations to simulation, debugging, and automation infrastructure. The work spans software engineering, compiler concepts, and practical hardware workflows, with direct impact on how quickly and effectively we design next-generation AI systems.</p>\n<p><strong>In this role you will:</strong></p>\n<ul>\n<li>Build and improve the software tooling that makes hardware teams faster: compilation, IR transforms, RTL generation, simulation, debug, and automation.</li>\n</ul>\n<ul>\n<li>Extend and integrate hardware compiler stacks (frontends, IR passes, lowering, scheduling, codegen to Verilog/SystemVerilog) and connect them to real design workflows.</li>\n</ul>\n<ul>\n<li>Improve developer experience and reliability: reproducible builds, better error messages, faster iteration loops, and dependable CI and regression infrastructure.</li>\n</ul>\n<ul>\n<li>Work closely with designers and verification engineers to turn real pain points into durable tools.</li>\n</ul>\n<ul>\n<li>Dive into RTL when needed: read and reason about Verilog/SystemVerilog to debug issues, validate tool output, and improve debuggability.</li>\n</ul>\n<ul>\n<li>Be willing to go all the way down the stack when necessary, including gate-level views, synthesis results, and implementation artifacts.</li>\n</ul>\n<ul>\n<li>Help enable PPA optimization loops by building analysis and automation around area, timing, and power tradeoffs, and by improving tooling that impacts those outcomes.</li>\n</ul>\n<p><strong>You might thrive in this role if:</strong></p>\n<ul>\n<li>Demonstrated ability to build and maintain software (projects, internships, research, open source, or equivalent experience).</li>\n</ul>\n<ul>\n<li>Strong CS fundamentals: data structures, algorithms, debugging, and software design.</li>\n</ul>\n<ul>\n<li>Proficiency in at least one of Rust, C++, or Python (and willingness to learn the rest).</li>\n</ul>\n<ul>\n<li>Familiarity with digital design concepts and the ability to read RTL (Verilog/SystemVerilog) or equivalent hardware descriptions.</li>\n</ul>\n<ul>\n<li>Familiarity with compiler or IR-based ideas (representations, passes, transformations, lowering), through coursework or projects.</li>\n</ul>\n<ul>\n<li>Comfort operating in ambiguity and iterating quickly with users of your tools.</li>\n</ul>\n<p><strong>Nice to have skills:</strong></p>\n<ul>\n<li>Exposure to compiler and hardware toolchains such as XLS/DSLX, LLVM, Chisel/FIRRTL, CIRCT/MLIR, other novel hardware languages (e.g. HardCaml, SpinalHDL, Spade, PyMTL, Clash, BlueSpec, PyRope)</li>\n</ul>\n<ul>\n<li>Experience with Verilog tooling ecosystems (Yosys/RTLIL, Verilator, Slang) or writing tooling around them.</li>\n</ul>\n<ul>\n<li>Experience with build and test infrastructure (Bazel, CI systems, fuzzing, performance testing).</li>\n</ul>\n<ul>\n<li>Prior work touching synthesis, place and route, static timing analysis, or other PPA-related workflows.</li>\n</ul>\n<p><strong>To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.</strong></p>\n<p><strong>About OpenAI</strong></p>\n<p>OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_aeca00cd-202","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/467cbfac-3e7d-4cc6-a131-2b26617afa02","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$225K – $445K","x-skills-required":["Rust","C++","Python","digital design concepts","compiler or IR-based ideas","RTL (Verilog/SystemVerilog)"],"x-skills-preferred":["XLS/DSLX","LLVM","Chisel/FIRRTL","CIRCT/MLIR","HardCaml","SpinalHDL","Spade","PyMTL","Clash","BlueSpec","PyRope"],"datePosted":"2026-03-06T18:26:15.189Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Rust, C++, Python, digital design concepts, compiler or IR-based ideas, RTL (Verilog/SystemVerilog), XLS/DSLX, LLVM, Chisel/FIRRTL, CIRCT/MLIR, HardCaml, SpinalHDL, Spade, PyMTL, Clash, BlueSpec, PyRope","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":225000,"maxValue":445000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_42529dfa-e50"},"title":"Staff Software Engineer (R&D Engineering)","description":"<p>We are seeking a highly skilled Staff Software Engineer to join our R&amp;D Engineering team. As a Staff Software Engineer, you will be responsible for designing, implementing, and optimizing algorithms for FPGA partitioning and system-level routing within the ProtoCompiler toolchain. You will also be responsible for debugging, maintaining, and enhancing existing software stack to ensure performance, reliability, and scalability.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_42529dfa-e50","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/erfurt/staff-software-engineer-r-and-d-engineering/44408/92386781696","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["C++","algorithmic problem-solving","Linux development environments","scripting languages like TCL and Python"],"x-skills-preferred":["graph theory","static timing analysis concepts","Verilog or digital design flows","FPGA architectures","constraints","implementation flows"],"datePosted":"2026-03-06T07:37:48.619Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Erfurt, Free State of Thuringia, Germany"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"C++, algorithmic problem-solving, Linux development environments, scripting languages like TCL and Python, graph theory, static timing analysis concepts, Verilog or digital design flows, FPGA architectures, constraints, implementation flows"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_fd0bf848-e22"},"title":"Senior FPGA Engineer","description":"<p>We are seeking a Senior FPGA Engineer to join our team. As a Senior FPGA Engineer, you will be responsible for designing and developing high-performance digital solutions using FPGAs. You will work closely with cross-functional teams to gather requirements, evaluate design tradeoffs, and deliver robust FPGA solutions that satisfy project goals.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Develop and implement high-performance PCIe-based designs on FPGA platforms, ensuring optimal functionality and efficiency.</li>\n<li>Collaborate closely with cross-functional teams to gather requirements, evaluate design tradeoffs, and deliver robust FPGA solutions that satisfy project goals.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Bachelor&#39;s or Master&#39;s degree in Electrical Engineering, Computer Engineering, or related field.</li>\n<li>3+ years of experience in FPGA design and development.</li>\n<li>Proficiency in HDL languages such as Verilog.</li>\n<li>Strong expertise with industry-standard FPGA development tools like Vivado.</li>\n<li>In-depth understanding of digital design principles, including clock domains and timing analysis.</li>\n<li>Experience with high-speed interfaces (PCIe or Ethernet).</li>\n<li>Excellent analytical, debug, and problem-solving skills.</li>\n<li>Ability to collaborate effectively in a multi-disciplinary, team-based environment.</li>\n<li>Strong verbal and written communication skills.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_fd0bf848-e22","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/moreira/senior-fpga-engineer/44408/92415360528","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["FPGA design and development","HDL languages such as Verilog","Industry-standard FPGA development tools like Vivado","Digital design principles","High-speed interfaces (PCIe or Ethernet)","Analytical, debug, and problem-solving skills","Collaboration and communication skills"],"x-skills-preferred":["PCIe-based designs","Cross-functional team collaboration","Design tradeoff evaluation","Robust FPGA solutions","Clock domains and timing analysis","High-speed interfaces (PCIe or Ethernet)"],"datePosted":"2026-03-06T07:36:19.795Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Moreira, Porto, Portugal"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"FPGA design and development, HDL languages such as Verilog, Industry-standard FPGA development tools like Vivado, Digital design principles, High-speed interfaces (PCIe or Ethernet), Analytical, debug, and problem-solving skills, Collaboration and communication skills, PCIe-based designs, Cross-functional team collaboration, Design tradeoff evaluation, Robust FPGA solutions, Clock domains and timing analysis, High-speed interfaces (PCIe or Ethernet)"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_3bbd064e-4be"},"title":"Senior Firmware Design Engineer","description":"<p>We are seeking a Senior Firmware Design Engineer to join our team. As a Senior Firmware Design Engineer, you will be responsible for designing, developing, and debugging bare metal firmware for advanced mixed-signal and high-speed SerDes products.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Design, develop, and debug bare metal firmware for advanced mixed-signal and high-speed SerDes products.</li>\n<li>Collaborate with digital and mixed-signal design teams to define firmware requirements and system integration strategies.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>BSEE or MSEE with a minimum of 5 years of experience in bare metal firmware development and silicon testing.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_3bbd064e-4be","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/staff-firmware-design-engineer/44408/92139734464","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["bare metal firmware development","silicon testing","digital design principles"],"x-skills-preferred":["structured firmware development","verification","comprehensive documentation processes"],"datePosted":"2026-03-06T07:26:12.737Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"bare metal firmware development, silicon testing, digital design principles, structured firmware development, verification, comprehensive documentation processes"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_980acb3a-e35"},"title":"Principal ASIC Digital Design Engineer","description":"<p>As a Principal ASIC Digital Design Engineer, you will be responsible for designing and verifying advanced digital circuits for PAM-based SerDes PHY IP. Your expertise in high-speed serializer and data recovery circuits will position you as a key contributor to the next generation of PAM-based SerDes products.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Designing and verifying advanced digital circuits for PAM-based SerDes PHY IP, ensuring robust and high-performance mixed-signal solutions.</li>\n<li>Developing RTL code, modeling analog blocks, and crafting complex system-level testbenches in Verilog to validate functionality and performance.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Bachelor&#39;s or Master&#39;s degree in Electrical Engineering (BSEE or MSEE) with at least 10 years of industry experience in digital design and verification.</li>\n<li>Must be familiar with Verilog and VCS. Good knowledge of back-end synthesis tools DC/PT is required</li>\n<li>Must have knowledge of digital design methodologies, ATE production testing, DFT insertion, Synthesis constraints and flows</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_980acb3a-e35","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/asic-digital-design-principal-engineer-14687/44408/91568840256","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","VCS","digital design methodologies","ATE production testing","DFT insertion","Synthesis constraints and flows"],"x-skills-preferred":["RTL coding","modeling of analog blocks","writing complex system-level test-benches in Verilog","defining synthesis design constraints","resolving STA issues","gate-level simulation failures","Clock/Reset domain crossing design constraints","evaluating violations using CDC/RDC tools"],"datePosted":"2026-03-06T07:25:02.569Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga, Ontario, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, VCS, digital design methodologies, ATE production testing, DFT insertion, Synthesis constraints and flows, RTL coding, modeling of analog blocks, writing complex system-level test-benches in Verilog, defining synthesis design constraints, resolving STA issues, gate-level simulation failures, Clock/Reset domain crossing design constraints, evaluating violations using CDC/RDC tools"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_141567c1-532"},"title":"ASIC Digital, Verification Engineer - Senior Staff","description":"<p>We are seeking a highly skilled and driven ASIC Digital Verification Engineer with a passion for advancing technology and solving complex problems. The successful candidate will be responsible for developing and executing comprehensive verification plans for complex ASIC designs, focusing on next-generation HBM (High Bandwidth Memory) products.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Developing and executing comprehensive verification plans for complex ASIC designs, focusing on next-generation HBM (High Bandwidth Memory) products.</li>\n<li>Writing and maintaining advanced testcases using SystemVerilog and UVM methodologies to ensure thorough coverage and robust verification.</li>\n<li>Debugging and analyzing complex testbench and design-related issues, collaborating closely with design and mixed-signal engineering teams.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Bachelor’s or Master’s degree in Electrical Engineering (BSEE or MSEE) with a minimum of 10 years of digital design/verification experience.</li>\n<li>Proven experience in writing and maintaining testcases using SystemVerilog/UVM.</li>\n<li>Strong debugging skills for complex testbench and design-related issues.</li>\n<li>Solid understanding of digital circuit design concepts and principles.</li>\n<li>Proficiency with scripting languages such as Python or Perl for automation and workflow enhancement.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_141567c1-532","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/nepean/asic-digital-verification-engineer-senior-staff/44408/91369494800","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["digital design/verification experience","SystemVerilog/UVM","debugging skills","digital circuit design concepts","scripting languages"],"x-skills-preferred":[],"datePosted":"2026-03-06T07:23:30.907Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Nepean, Ontario, Canada"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"digital design/verification experience, SystemVerilog/UVM, debugging skills, digital circuit design concepts, scripting languages"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c160f208-ea8"},"title":"Principal Engineer, ASIC Digital Design","description":"<p>We are seeking a Principal Engineer, ASIC Digital Design to join our team in Munich, Germany. As a Principal Engineer, you will be responsible for leading the design and verification of complex ASIC blocks and systems, ensuring they meet all specifications and performance goals.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Leading the design and verification of complex ASIC blocks and systems, ensuring they meet all specifications and performance goals.</li>\n<li>Collaborating closely with cross-functional teams, including analog design, physical design, and applications engineering, to ensure seamless integration of all design components.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Extensive experience in ASIC digital design and verification, with a strong background in RTL design.</li>\n<li>Proficiency in using industry-standard EDA tools and methodologies for design and verification.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_c160f208-ea8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/munich/principal-engineer-asic-digital-design/44408/91458064640","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["ASIC digital design and verification","RTL design","EDA tools and methodologies"],"x-skills-preferred":["High-Performance Interface IP protocols","Complex design challenges"],"datePosted":"2026-03-06T07:23:00.546Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Munich, Bavaria, Germany"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC digital design and verification, RTL design, EDA tools and methodologies, High-Performance Interface IP protocols, Complex design challenges"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0a64aeaf-c20"},"title":"ASIC Digital Design, Architect","description":"<p>We are seeking an experienced ASIC Digital Design Engineer to join our team in Dublin. The successful candidate will be responsible for designing and verifying complex ASIC blocks and systems, ensuring they meet all specifications and performance goals.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Leading the design and verification of complex ASIC blocks and systems, ensuring they meet all specifications and performance goals.</li>\n<li>Collaborating closely with cross-functional teams, including analog design, physical design, and applications engineering, to ensure seamless integration of all design components.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Extensive experience in ASIC digital design and verification, with a strong background in RTL design.</li>\n<li>Proficiency in using industry-standard EDA tools and methodologies for design and verification.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0a64aeaf-c20","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/dublin/asic-digital-design-architect/44408/91458064848","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC digital design and verification","RTL design","EDA tools and methodologies"],"x-skills-preferred":["High-Performance Interface IP protocols","Complex design challenges"],"datePosted":"2026-03-06T07:22:54.753Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dublin"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC digital design and verification, RTL design, EDA tools and methodologies, High-Performance Interface IP protocols, Complex design challenges"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ed273d82-c6f"},"title":"ASIC Digital Design Architect","description":"<p>We are seeking an experienced and visionary ASIC Digital Architect to join our team. As a key member of our design team, you will be responsible for defining and developing ASIC RTL design and verification at both chip and block levels. You will create and execute design plans for complex digital designs, particularly focusing on DDR, PCIe, CXL, UAL, UCIe IO protocols. You will collaborate with cross-functional teams to ensure seamless integration and functionality of designs. You will utilize advanced design and verification methodologies and tools to achieve high-quality results. You will mentor and guide junior engineers, promoting best practices, and fostering a culture of continuous improvement. You will communicate with internal and external stakeholders to align on project goals and deliverables.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_ed273d82-c6f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/austin/asic-digital-design-architect/44408/91458064976","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$181000-$271000","x-skills-required":["ASIC RTL design","DDR, PCIe, UAL, UCIe and similar IO protocols and their applications","Advanced digital design tools and methodologies","Strong problem-solving skills and the ability to work independently","Excellent communication skills for effective collaboration with diverse teams"],"x-skills-preferred":["Leadership skills","Mentoring and guiding junior engineers","Fostering a culture of continuous improvement"],"datePosted":"2026-03-06T07:22:36.968Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Austin, Texas"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC RTL design, DDR, PCIe, UAL, UCIe and similar IO protocols and their applications, Advanced digital design tools and methodologies, Strong problem-solving skills and the ability to work independently, Excellent communication skills for effective collaboration with diverse teams, Leadership skills, Mentoring and guiding junior engineers, Fostering a culture of continuous improvement","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":181000,"maxValue":271000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_1c50fc58-cb7"},"title":"ASIC Digital Design Verification, Principal Engineer","description":"<p>We are seeking a highly skilled ASIC Digital Design Verification, Principal Engineer to join our team. As a Principal Engineer, you will be responsible for designing and implementing verification environments to ensure the correctness of Interface IP protocols. You will collaborate with design and architecture teams to identify and fix bugs, and perform all tasks related to verifying a complex digital IP, including detailed test plans, functional coverage analysis, and driving coverage closure.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_1c50fc58-cb7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/reading/asic-digital-design-verification-principal-engineer/44408/91341925232","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["digital design and verification methodologies","System Verilog","UVM","SVA","Python or Perl for automation"],"x-skills-preferred":["scripting languages","advanced verification techniques"],"datePosted":"2026-03-06T07:21:50.909Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Reading, England, United Kingdom"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"digital design and verification methodologies, System Verilog, UVM, SVA, Python or Perl for automation, scripting languages, advanced verification techniques"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_9a45cb11-7c8"},"title":"ASIC Digital Design Architect","description":"<p>We are seeking an experienced ASIC Digital Design Architect to join our team. As an ASIC Digital Design Architect, you will be responsible for defining and developing ASIC RTL design and verification at both chip and block levels. You will create and execute design plans for complex digital designs, particularly focusing on DDR, PCIe, CXL, UAL, UCIe IO protocols. You will collaborate with cross-functional teams to ensure seamless integration and functionality of designs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_9a45cb11-7c8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/dublin/asic-digital-design-architect/44408/91555138848","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC RTL design","DDR, PCIe, UAL, UCIe and similar IO protocols","advanced digital design tools and methodologies"],"x-skills-preferred":["problem-solving skills","communication skills","leadership skills"],"datePosted":"2026-03-06T07:20:38.435Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Dublin"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC RTL design, DDR, PCIe, UAL, UCIe and similar IO protocols, advanced digital design tools and methodologies, problem-solving skills, communication skills, leadership skills"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_2a30b6e4-ca4"},"title":"ASIC Verification, Principal Engineer","description":"<p>Opening.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<ul>\n<li>Designing, implementing and optimizing verification environments to ensure the correctness of Interface IP protocols.</li>\n<li>Creating, executing and tracking against detailed test plans to verify complex ASIC designs.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Extensive experience in ASIC digital verification, specifically with Interface IP protocols, such as PCIe, CXL, DDR, Ethernet, AMBA (CHI, AXI, AHB, APB).</li>\n<li>Proficiency in System Verilog, SVA and UVM methodologies.</li>\n<li>Strong understanding of digital design and verification concepts.</li>\n<li>Familiarity with wider digital ASIC and IP development flow, including RTL design through synthesis.</li>\n<li>Experience with simulation tools such as VCS, Model Sim, or similar.</li>\n<li>Strong analytical and problem-solving skills, with the ability to tackle complex and unique design challenges.</li>\n<li>Excellent communication skills, with the ability to effectively collaborate with cross-functional teams and stakeholders.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_2a30b6e4-ca4","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/reading/asic-verification-principal-engineer/44408/91539646624","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC digital verification","Interface IP protocols","System Verilog","SVA","UVM methodologies","Digital design and verification concepts","Simulation tools","Analytical and problem-solving skills","Communication skills"],"x-skills-preferred":["RTL design through synthesis","VCS, Model Sim, or similar"],"datePosted":"2026-02-11T16:09:03.098Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Reading, United Kingdom"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC digital verification, Interface IP protocols, System Verilog, SVA, UVM methodologies, Digital design and verification concepts, Simulation tools, Analytical and problem-solving skills, Communication skills, RTL design through synthesis, VCS, Model Sim, or similar"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_e7c94150-83c"},"title":"R&D Engineering, Principal Engineer- 15024","description":"<p>Opening.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Collaborating closely with analog, digital, and hardware teams to ensure holistic design and verification coverage.</p>\n<ul>\n<li>Developing and maintaining comprehensive simulation and verification plans for IP, aligning with reliability and performance targets.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>MSc or PhD in Electrical/Computer Engineering, with 10+ years of relevant industry experience.</li>\n</ul>\n<p><strong>Why this matters</strong></p>\n<p>Advance high-speed connectivity for enterprise and hyperscale applications worldwide.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_e7c94150-83c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/r-and-d-engineering-principal-engineer-15024/44408/91213465776","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["MSc or PhD in Electrical/Computer Engineering","10+ years of relevant industry experience","High-speed protocols—PCIe and Ethernet","SystemVerilog, object-oriented verification, UVM/VMM/OVM, and assertion-based verification, coverage closure expertise","Strong scripting/programming: Python, TCL, Perl, C/C++","In-depth knowledge of high-speed analog and digital design principles","Familiarity with verification flows: analog, co-simulation, digital verification, GLS, formal methods, and emulation","Proven leadership: testbench architecture, planning, cross-site collaboration, and mentoring"],"x-skills-preferred":["Signal processing","Hardware validation"],"datePosted":"2026-02-04T16:12:36.289Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"MSc or PhD in Electrical/Computer Engineering, 10+ years of relevant industry experience, High-speed protocols—PCIe and Ethernet, SystemVerilog, object-oriented verification, UVM/VMM/OVM, and assertion-based verification, coverage closure expertise, Strong scripting/programming: Python, TCL, Perl, C/C++, In-depth knowledge of high-speed analog and digital design principles, Familiarity with verification flows: analog, co-simulation, digital verification, GLS, formal methods, and emulation, Proven leadership: testbench architecture, planning, cross-site collaboration, and mentoring, Signal processing, Hardware validation"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_83f45538-d2c"},"title":"Analog Design, Sr Staff Engineer","description":"<p>Opening. This role is responsible for driving innovation in high-speed analog/mixed-signal design, enabling next-generation connectivity solutions. The successful candidate will be a seasoned analog design professional with a passion for pushing technology boundaries.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Review SerDes standards to develop novel transceiver architectures and detailed sub-block specifications.</p>\n<p>Investigate and architect circuit solutions that address performance bottlenecks, enabling significant improvements in power, area, and speed.</p>\n<p>Collaborate with cross-functional analog and digital design teams to streamline design and verification processes for optimal efficiency and quality.</p>\n<p>Oversee and guide the physical layout to minimize parasitics, device stress, and process variations, ensuring robust silicon performance.</p>\n<p>Present and review simulation data with internal teams and external stakeholders, including industry panels and customer reviews.</p>\n<p>Document design features, test plans, and results, and consult on electrical characterization and post-silicon analysis for product enhancements.</p>\n<p>Analyze customer silicon data to identify design improvement opportunities and propose solutions for post-silicon updates.</p>\n<p><strong>What you need</strong></p>\n<p>MTech/MS with 7+ years or BTech/BS with 8+ years of practical analog IC design experience in Electrical or Computer Engineering (or related field).</p>\n<p>Proven expertise with FinFET technologies and CMOS tape-outs.</p>\n<p>Deep understanding of Multi-Gbps high-speed designs (PAM4, NRZ) and SERDES architectures.</p>\n<p>Extensive design experience with SERDES sub-circuits (e.g., TX, RX, adaptive equalizers, PLL, DLL, BGR, regulators, oscillators, ADC/DAC).</p>\n<p>Skilled in analog/digital co-design, calibration, adaptation, and timing handoff for optimized circuit performance.</p>\n<p>Familiarity with ESD protection, custom digital design, and design for reliability (EM, IR, aging, self-heating).</p>\n<p>Proficient with schematic entry, physical layout, design verification tools, and SPICE simulators.</p>\n<p>Experience with scripting languages (TCL, PERL, MATLAB) for post-processing simulation results.</p>\n<p>Understanding of system-level budgeting (jitter, amplitude, noise) and signal integrity (packaging, parasitics, crosstalk).</p>\n<p>Excellent communication and documentation skills.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_83f45538-d2c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hyderabad/analog-design-sr-staff-engineer/44408/91089467936","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog IC design","FinFET technologies","CMOS tape-outs","Multi-Gbps high-speed designs","SERDES architectures","SERDES sub-circuits","analog/digital co-design","calibration","adaptation","timing handoff","ESD protection","custom digital design","design for reliability"],"x-skills-preferred":["scripting languages","schematic entry","physical layout","design verification tools","SPICE simulators"],"datePosted":"2026-01-28T15:10:19.833Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hyderabad"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog IC design, FinFET technologies, CMOS tape-outs, Multi-Gbps high-speed designs, SERDES architectures, SERDES sub-circuits, analog/digital co-design, calibration, adaptation, timing handoff, ESD protection, custom digital design, design for reliability, scripting languages, schematic entry, physical layout, design verification tools, SPICE simulators"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0e3991a3-f11"},"title":"ASIC Digital Design, Sr Engineer","description":"<p>Opening.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<ul>\n<li>Designing and verifying complex ASIC digital and mixed-signal systems using Verilog or VHDL.</li>\n<li>Analyzing digital and analog specifications to develop robust system-level designs.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Master’s degree in Electrical Engineering or related field, with at least 5 years of relevant industry experience.</li>\n<li>Proficient in Verilog or VHDL for digital design and verification.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0e3991a3-f11","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/nepean/asic-digital-design-sr-engineer-14141/44408/90970191968","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","VHDL","Digital design","Verification"],"x-skills-preferred":["ASIC design","Mixed-signal design","Chip architecture","Circuit design"],"datePosted":"2026-01-28T15:09:59.985Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Nepean, Ontario, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, VHDL, Digital design, Verification, ASIC design, Mixed-signal design, Chip architecture, Circuit design"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ce77328e-8c5"},"title":"Analog Design Engineer","description":"<p>As a natural mentor and technical leader, you guide junior engineers, foster team growth, and contribute to a culture of innovation and excellence.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Reviewing SERDES standards to develop innovative transceiver architectures and sub-block specifications for Multi-Gbps NRZ &amp; PAM4 SERDES IP.</p>\n<ul>\n<li>Investigating and architecting advanced circuit solutions to overcome bottlenecks, achieving breakthroughs in power efficiency, area reduction, and performance.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Collaborating with cross-functional teams including analog, digital, and layout engineers.</li>\n</ul>\n<p><strong>Why this matters</strong></p>\n<p>As a trusted leader in the analog design community, your attention to detail, ownership mindset, and commitment to quality position you for success.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_ce77328e-8c5","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ottawa/analog-design-sr-staff-engineer-13584/44408/89160669664","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog design","SERDES","circuit design","leadership","team management"],"x-skills-preferred":["digital design","layout design","EDA tools"],"datePosted":"2025-12-22T12:02:41.401Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mountain View"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog design, SERDES, circuit design, leadership, team management, digital design, layout design, EDA tools"}]}