What Makes a Honda, is Who makes a Honda
\nHonda has a clear vision for the future, and it’s a joyful one. We are looking for individuals with the skills, courage, persistence, and dreams that will help us reach our future-focused goals. At our core is innovation. Honda is constantly innovating and developing solutions to drive our business with record success. We strive to be a company that serves as a source of “power” that supports people around the world who are trying to do things based on their own initiative and that helps people expand their own potential. To this end, Honda strives to realize “the joy and freedom of mobility” by developing new technologies and an innovative approach to achieve a “zero environmental footprint.”
\nWe are looking for qualified individuals with diverse backgrounds, experiences, continuous improvement values, and a strong work ethic to join our team.
\nJob Purpose: The Service Technical IT Applications unit is seeking a highly motivated, team-oriented, and customer-focused Technical Program Manager. This leadership role encompasses responsibility for overseeing programs and portfolio comprising of numerous critical applications. This position involves providing delivery and technical leadership and guiding the delivery team to ensure alignment with unit, department, divisional, and AHM business unit objectives. The Team Manager will oversee multiple projects, including business transformation initiatives utilizing modern technology and SaaS platforms for the Service division and working with global teams.
\nKey Accountabilities:
\nLead the IT team to support the Service and Planning business unit with their business application needs.
\nFoster associate development and long-term capability by teaching, coaching and mentoring, integrated with consistent and effective individual performance Management
\nAs approved annually, including schedule, budget and quality commitments
\nDesign business and technical solutions and provide solution architecture oversight.
\nBuild NA relationships and network to achieve trust and credibility, by discovering and meeting the needs of internal and external customers
\nQualifications, Experience, and Skills:
\nWorkstyle:
\nVisa sponsorship issues:
\nRelocation assistance:
\nWhat differentiates Honda and make us an employer of choice?
\nTotal Rewards:
\nCareer Growth:
\nAdditional Offerings:
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_e3595f40-484","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Honda","sameAs":"https://careers.honda.com","logo":"https://logos.yubhub.co/careers.honda.com.png"},"x-apply-url":"https://careers.honda.com/us/en/job/10680/Technical-Program-Manager-IT-Applications","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$115,600.00 - $144,400.00","x-skills-required":["IT","Computer Science","Project Management","Vendor Management","SOX","PII","Data Privacy","Security","Governance","Software Development","Implementation","Microsoft","Salesforce","Enterprise Software","Solution Architecture","Business Architecture","Design Methodologies","Tooling","Partnerships","Support Models","Modeling","Gap Analysis","Architecture Artifacts","Context Diagrams","Data Flow Diagrams","Business Capability Roadmaps","Architecture Review Board"],"x-skills-preferred":[],"datePosted":"2026-04-22T17:22:48.622Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Torrance"}},"employmentType":"FULL_TIME","occupationalCategory":"IT","industry":"Automotive","skills":"IT, Computer Science, Project Management, Vendor Management, SOX, PII, Data Privacy, Security, Governance, Software Development, Implementation, Microsoft, Salesforce, Enterprise Software, Solution Architecture, Business Architecture, Design Methodologies, Tooling, Partnerships, Support Models, Modeling, Gap Analysis, Architecture Artifacts, Context Diagrams, Data Flow Diagrams, Business Capability Roadmaps, Architecture Review Board","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":115600,"maxValue":144400,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d416110b-f79"},"title":"PNR Applications Engineer, Staff","description":"We are seeking a PNR Applications Engineer, Staff to join our Customer Success Group business. The primary focus of this role is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.
\nKey responsibilities include:
\nRequirements include:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_d416110b-f79","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/pnr-applications-engineer-staff/44408/92664451888","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"employee","x-salary-range":"$129000-$193000","x-skills-required":["ASIC design","Industry-standard tools","RTL to GDSII full flow","Advanced Node & Design methodologies","Synopsys Back end tool","Clock Tree Synthesis methodologies","Back end P&R tools"],"x-skills-preferred":["Front end Synthesis","Back end PnR tools","STA (Primetime, Tempus)"],"datePosted":"2026-04-05T13:22:58.699Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC design, Industry-standard tools, RTL to GDSII full flow, Advanced Node & Design methodologies, Synopsys Back end tool, Clock Tree Synthesis methodologies, Back end P&R tools, Front end Synthesis, Back end PnR tools, STA (Primetime, Tempus)","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":129000,"maxValue":193000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c4df83ef-f4c"},"title":"ASIC Digital Design, Sr Staff Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nThe role involves leading the complete subsystem lifecycle,from requirements gathering and architecture definition to final release phases. This includes crafting subsystem architectures, developing comprehensive functional specifications, defining and implementing micro-architectures, and driving RTL quality checks.
\nThe ideal candidate will have a minimum of 8 years of hands-on experience in RTL design and subsystem architecture for complex ASIC/SoC projects. They should be proficient with standard protocols including PCIe, DDR, UFS, USB, and AMBA, and have demonstrated expertise in low power design methodologies and DFT architecture.
\nAs a leader, the candidate will inspire and guide their peers, leveraging their experience to drive innovation, efficiency, and reliability. They should be committed to continuous learning, open to new perspectives, and value an inclusive workplace where ideas from all backgrounds contribute to groundbreaking solutions.
\nThe role offers a comprehensive range of health, wellness, and financial benefits to cater to the needs of the employee. The total rewards include both monetary and non-monetary offerings.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_c4df83ef-f4c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-digital-design-sr-staff-engineer/44408/93465071504","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL design","subsystem architecture","PCIe","DDR","UFS","USB","AMBA","low power design methodologies","DFT architecture"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:35.476Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design, subsystem architecture, PCIe, DDR, UFS, USB, AMBA, low power design methodologies, DFT architecture"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7c858523-91f"},"title":"SOC Engineering, Staff Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou Are:
\nYou are a passionate and driven Physical Design Engineer with a strong foundation in RTL2GDSII flows and a proven ability to independently own and deliver complex designs. With at least 5 years of hands-on experience in advanced technology nodes such as 7nm, 5nm, or even 3nm, you thrive in fast-paced, innovative environments and are eager to tackle new technical challenges. Your expertise spans the entire physical design spectrum,from synthesis, place & route, and clock tree synthesis (CTS) to timing optimization, static timing analysis (STA), timing closure, EMIR, and physical verification. You have experience in both block-level and full-chip floor-planning, and you’re adept at navigating timing constraints and closing timing on aggressive schedules. Your toolset includes industry-leading Synopsys solutions like Design Compiler, IC Compiler II, and PrimeTime, allowing you to deliver optimal results for high-frequency, low-power designs.
\nBeyond your technical skills, you are a collaborative team player who communicates effectively across global teams, valuing diversity of thought and experience. You are motivated by problem-solving, have a keen analytical mindset, and are always seeking opportunities to automate and optimize workflows using Python, PERL, TCL, or other scripting languages. You take ownership of your work and pride yourself on delivering high-quality, robust solutions that drive organisational success. If you are excited about contributing to leading-edge silicon design and want to make a tangible impact, Synopsys is the place for you.
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nWho You Are:
\nThe Team You’ll Be A Part Of:
\nYou’ll join a world-class team of physical design engineers at Synopsys, dedicated to delivering innovative system design solutions for our global customers. Our team thrives on collaboration, technical excellence, and a shared passion for pushing the boundaries of semiconductor design. Working closely with experts across multiple domains, you will play a key role in empowering customers to achieve their silicon goals while contributing to Synopsys’ leadership in the industry.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, colour, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nBenefits:
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honoured to work alongside such talented and passionate individuals who choose to make a difference here every day. We’re proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nVisit Benefits Page
\nComprehensive medical and healthcare plans that work for you and your family.
\nIn addition to company holidays, we have ETO and FTO Programs.
\nMaternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
\nPurchase Synopsys common stock at a 15% discount, with a 24-month look-back.
\nSave for your future with our retirement plans that vary by region and country.
\nCompetitive salaries.
\n** Benefits vary by country and region - check with your recruiter to confirm
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_7c858523-91f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/soc-engineering-staff-engineer/44408/92684730800","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["RTL2GDSII flows","synthesis","place & route","clock tree synthesis (CTS)","timing optimisation","static timing analysis (STA)","physical verification","block-level and full-chip floor-planning","EMIR analysis","timing closure","Python","PERL","TCL","Synopsys EDA tools","Design Compiler","IC Compiler II","PrimeTime"],"x-skills-preferred":["high-frequency design","low-power design methodologies","collaboration","problem-solving","analytical skills","communication","interpersonal abilities"],"datePosted":"2026-04-05T13:22:21.047Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL2GDSII flows, synthesis, place & route, clock tree synthesis (CTS), timing optimisation, static timing analysis (STA), physical verification, block-level and full-chip floor-planning, EMIR analysis, timing closure, Python, PERL, TCL, Synopsys EDA tools, Design Compiler, IC Compiler II, PrimeTime, high-frequency design, low-power design methodologies, collaboration, problem-solving, analytical skills, communication, interpersonal abilities"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_3541c574-2ff"},"title":"Layout Design, Sr Manager","description":"We Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines.
\nYou Are:
\nYou are an accomplished engineering professional with a strong background in analog and mixed-signal circuit design. With over 12 years of industry experience, you have a deep understanding of circuit design fundamentals, device physics, and technology effects. You have successfully managed projects from specifications to silicon, and you are comfortable interfacing with both internal and external stakeholders. You are a proactive team player with excellent problem-solving skills and a knack for managing complex projects. Your high energy and flexible personality allow you to go the extra mile, fostering collaboration and driving projects to successful completion. You are adept at conflict resolution and possess strong customer-facing skills, making you an invaluable asset to any high-performing team.
\nWhat You’ll Be Doing:
\nManaging analog and mixed-signal IP projects from specifications to silicon.\nInteracting with customers to guide them and help adapt our solutions to their needs.\nHandling customer queries and debugging problems efficiently.\nAligning with and improving established design processes.\nInterfacing with internal and external stakeholders to ensure high engagement levels.\nCollaborating with a global team to co-develop Analog Full Custom IPs such as GPIOs, I2C, I3C, SMBUS, eMMC, SVID, Quad SPI, JTAG, and more.
\nThe Impact You Will Have:
\nDriving the integration of advanced capabilities into System on Chips (SoCs).\nEnabling customers to meet unique performance, power, and size requirements.\nAccelerating the time-to-market for differentiated products with reduced risk.\nEnhancing the design and development of high-performance silicon IP.\nImproving customer satisfaction through efficient problem-solving and support.\nContributing to the continuous innovation and technological advancements at Synopsys.
\nWhat You’ll Need:
\nBachelor's or Master's degree in Electrical Engineering or a related field from a reputed institution.\n12+ years of industry experience in analog and mixed-signal circuit design.\nProven experience in managing projects from specifications to silicon.\nStrong understanding of circuit design fundamentals, device physics, and technology effects.\nProficiency in spice simulations and various sub-micron design methodologies.
\nWho You Are:
\nA proactive team player with strong written and verbal communication skills.\nHigh energy individual with the ability to go the extra mile.\nCreative and flexible personality with excellent customer-facing skills.\nDemonstrates good analysis and problem-solving skills.\nAdept at conflict resolution and fostering collaboration among team members.
\nThe Team You’ll Be A Part Of:
\nYou will be part of a strong development team specializing in GPIOs, Specialty IOs, and General Purpose Analog IPs. The team is distributed globally, bringing together experienced professionals from various sites. Together, you will co-develop high-performance analog full custom IPs and work on projects that push the boundaries of technology.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_3541c574-2ff","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/layout-design-sr-manager/44408/93232526160","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["analog and mixed-signal circuit design","spice simulations","sub-micron design methodologies","GPIOs","I2C","I3C","SMBUS","eMMC","SVID","Quad SPI","JTAG"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:20.614Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"analog and mixed-signal circuit design, spice simulations, sub-micron design methodologies, GPIOs, I2C, I3C, SMBUS, eMMC, SVID, Quad SPI, JTAG"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_517e3008-238"},"title":"Physical Design Engineer","description":"Location
\nSan Francisco
\nEmployment Type
\nFull time
\nDepartment
\nScaling
\nCompensation
\nThe base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.
\nMore details about our benefits are available to candidates during the hiring process.
\nThis role is at-will and OpenAI reserves the right to modify base pay and other compensation components at any time based on individual performance, team or company results, or market conditions.
\nAbout the Team
\nOpenAI’s Hardware team designs the custom silicon that powers the world’s most advanced AI systems. From system-level architecture to custom circuit implementations, we partner closely with model and infrastructure teams to deliver performance, power, and efficiency breakthroughs across all layers of the stack.
\nAbout the Role
\nWe are seeking a highly skilled Silicon Implementation Engineer with deep expertise in physical design and methodology. This individual contributor role sits within our physical design team and is central to delivering power, performance, and area (PPA) optimized datapath and interconnect solutions for next-generation AI accelerators.
\nYou’ll work closely with RTL designers to define and execute on physical design strategies. You will develop tools, flows and methodologies to increase team productivity. Your work will directly impact silicon’s performance and cost efficiency, as well as the team’s execution velocity and quality.
\nIn this role, you will:
\nQualifications:
\nBonus:
\nAbout OpenAI
\nOpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_517e3008-238","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/5a265d2b-683f-4cea-9b69-8e137e704ab3","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$266K – $445K","x-skills-required":["physical design","methodology development","python","bazel","TCL","EDA vendors","ASIC partners","microarchitecture","RTL design","physical design","circuit design","physical verification","timing closure"],"x-skills-preferred":["AI or HPC-focused chips","optimizing PPA for high performance compute cores","top-level design methodologies"],"datePosted":"2026-03-06T18:41:49.725Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"physical design, methodology development, python, bazel, TCL, EDA vendors, ASIC partners, microarchitecture, RTL design, physical design, circuit design, physical verification, timing closure, AI or HPC-focused chips, optimizing PPA for high performance compute cores, top-level design methodologies","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":266000,"maxValue":445000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_04934540-478"},"title":"Physical Design Specialist (PDS)","description":"We are looking for a Physical Design Specialist (PDS) to join our team. In this role, you will be responsible for supporting the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_04934540-478","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/applications-engineering-principal-engineer/44408/90265976416","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Design Implementation experience","RTL to GDSII full flow experience","Strong interest and understanding of Advanced Node & Design methodologies","In-depth Synopsys Back end tool experience","Knowledge of several Clock Tree Synthesis methodologies","Excellent verbal and written presentation/communication skills","Customer sensitivity"],"x-skills-preferred":["BSEE or equivalent","Tool knowledge expected: Back end P&R tools (Fusion Compiler, ICC2, Innovus)","Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus)","Tool knowledge (preferred): STA (Primetime, Tempus)"],"datePosted":"2026-03-06T07:29:04.274Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru, Karnataka, India"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Design Implementation experience, RTL to GDSII full flow experience, Strong interest and understanding of Advanced Node & Design methodologies, In-depth Synopsys Back end tool experience, Knowledge of several Clock Tree Synthesis methodologies, Excellent verbal and written presentation/communication skills, Customer sensitivity, BSEE or equivalent, Tool knowledge expected: Back end P&R tools (Fusion Compiler, ICC2, Innovus), Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus), Tool knowledge (preferred): STA (Primetime, Tempus)"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_b455ed20-1e0"},"title":"Applications Engineering, Sr Staff Engineer - RTL2GDS Application Specialist","description":"We are seeking a highly skilled Applications Engineering, Sr Staff Engineer - RTL2GDS Application Specialist to join our team. As a key member of our Silicon Design & Verification team, you will be responsible for providing expert technical guidance and engineering insight to support Synopsys product adoption and usability for leading semiconductor customers.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_b455ed20-1e0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/applications-engineering-sr-staff-engineer-rtl2gds-application-specialist/44408/92176305600","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":"$157000-$235000","x-skills-required":["RTL to GDSII full flow","advanced node design methodologies","synthesis","physical design","static timing analysis","equivalence checking","parasitic extraction","DRC/LVS","power analysis"],"x-skills-preferred":["Perl","Tcl","Python","CAD automation methods","Design Compiler","ICC2","Fusion Compiler","Genus","Innovus","STA","IR drop analysis","Extraction","Formal verification"],"datePosted":"2026-03-06T07:26:03.775Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale, California"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"RTL to GDSII full flow, advanced node design methodologies, synthesis, physical design, static timing analysis, equivalence checking, parasitic extraction, DRC/LVS, power analysis, Perl, Tcl, Python, CAD automation methods, Design Compiler, ICC2, Fusion Compiler, Genus, Innovus, STA, IR drop analysis, Extraction, Formal verification","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":157000,"maxValue":235000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_980acb3a-e35"},"title":"Principal ASIC Digital Design Engineer","description":"As a Principal ASIC Digital Design Engineer, you will be responsible for designing and verifying advanced digital circuits for PAM-based SerDes PHY IP. Your expertise in high-speed serializer and data recovery circuits will position you as a key contributor to the next generation of PAM-based SerDes products.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_980acb3a-e35","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/asic-digital-design-principal-engineer-14687/44408/91568840256","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","VCS","digital design methodologies","ATE production testing","DFT insertion","Synthesis constraints and flows"],"x-skills-preferred":["RTL coding","modeling of analog blocks","writing complex system-level test-benches in Verilog","defining synthesis design constraints","resolving STA issues","gate-level simulation failures","Clock/Reset domain crossing design constraints","evaluating violations using CDC/RDC tools"],"datePosted":"2026-03-06T07:25:02.569Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga, Ontario, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, VCS, digital design methodologies, ATE production testing, DFT insertion, Synthesis constraints and flows, RTL coding, modeling of analog blocks, writing complex system-level test-benches in Verilog, defining synthesis design constraints, resolving STA issues, gate-level simulation failures, Clock/Reset domain crossing design constraints, evaluating violations using CDC/RDC tools"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c52ba7ed-c54"},"title":"Applications Engineering, Sr Staff Engineer","description":"We are seeking a highly skilled Applications Engineering, Sr Staff Engineer to join our team. As a Sr Staff Engineer, you will be responsible for partnering with leading customers to develop and implement advanced AI-driven RTL-to-GDS methodologies using Synopsys EDA tools, IPs, and libraries.
\nWhat you'll do
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_c52ba7ed-c54","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/applications-engineering-sr-staff-engineer/44408/92304384000","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["RTL-to-GDSII flows","backend P&R tools","physical synthesis","timing closure","clock tree synthesis","routing","Tcl scripting","Python scripting","technical account management"],"x-skills-preferred":["AI-driven design methodologies","EDA tools","IPs","libraries","customer interaction"],"datePosted":"2026-03-06T07:22:28.480Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"RTL-to-GDSII flows, backend P&R tools, physical synthesis, timing closure, clock tree synthesis, routing, Tcl scripting, Python scripting, technical account management, AI-driven design methodologies, EDA tools, IPs, libraries, customer interaction"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a83975e8-5ec"},"title":"Non-Volatile Memory (NVM) Design Engineer, Staff","description":"Opening. This role exists to drive the development of next-generation NVM IP that powers cutting-edge semiconductor products worldwide.
\nWhat you'll do
\nYou will lead the NVM TestChip and IP design flow across multiple technologies and foundries, ensuring robust and scalable solutions for diverse applications.
\nWhat you need
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_a83975e8-5ec","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hsinchu/non-volatile-memory-nvm-design-engineer-staff/44408/91039902336","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["circuit design","analog circuit design","memory design","layout considerations","parasitic effects","matching techniques","signal integrity","electrical problem-solving","root cause analysis","statistical design methodologies","circuit simulation tools","custom schematic/layout editors"],"x-skills-preferred":["low power design","power management circuitry","FinFET design"],"datePosted":"2026-01-28T15:08:10.224Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hsinchu"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"circuit design, analog circuit design, memory design, layout considerations, parasitic effects, matching techniques, signal integrity, electrical problem-solving, root cause analysis, statistical design methodologies, circuit simulation tools, custom schematic/layout editors, low power design, power management circuitry, FinFET design"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_08387f80-a4f"},"title":"Verification Engineer","description":"You Are an accomplished verification engineer with deep expertise in mixed-signal systems, passionate about real number modeling (RNM) you will translate the nuanced behavior of leading-edge analog circuits into high-fidelity, scalable behavioural models.
\nWhat you'll do
\nWork closely with analog circuit teams to extract all necessary details, simulate, and sign off on high-fidelity models by rigorous comparison with SPICE-level simulations and silicon data.
\nWhat you need
\nBSc, MSc or PhD in Electrical/Computer Engineering, with 7+ years of relevant industry experience.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_08387f80-a4f","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/chandler/analog-models-and-verification-engineer-architect-13485/44408/88700860768","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$181,000-$271,000","x-skills-required":["RNM","mixed-signal verification","high-speed SerDes design","analog circuit design","SPICE-level simulations","silicon data analysis"],"x-skills-preferred":[" behavioural modelling","mixed-signal verification tools","high-speed SerDes design methodologies"],"datePosted":"2025-12-22T12:00:59.973Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Chandler, AZ, Markham or Mississauga, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RNM, mixed-signal verification, high-speed SerDes design, analog circuit design, SPICE-level simulations, silicon data analysis, behavioural modelling, mixed-signal verification tools, high-speed SerDes design methodologies","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":181000,"maxValue":271000,"unitText":"YEAR"}}}]}