Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nYou are a passionate analog design engineer eager to make a tangible impact in pioneering semiconductor technologies. You thrive in fast-paced environments and enjoy collaborating with diverse, talented teams. Your expertise in CMOS circuit design and deep submicron process technologies makes you a valuable contributor to high-performance chip solutions. You are detail-oriented, analytical, and consistently deliver quality results. Your curiosity drives you to explore industry standards such as JEDEC DDR interfaces, and you are comfortable navigating the complexities of ASIC design flows. You communicate clearly and effectively, bridging technical discussions between cross-functional teams. You embrace continuous learning and are always ready to tackle new challenges, leveraging your experience in analog/mixed signal circuitry and ESD concepts. You are motivated by the opportunity to influence the next generation of silicon products and are committed to excellence in every aspect of your work. Your collaborative spirit, adaptability, and drive for innovation make you a perfect fit for Synopsys' world-class engineering community.
\nDesigning DDR I/O circuits for advanced semiconductor products, ensuring alignment with JEDEC interface standards. Implementing CMOS circuit design and layout methodologies to optimize performance and reliability. Collaborating with internal development teams to integrate analog/mixed signal circuitry into ASIC designs. Analyzing and resolving issues related to deep submicron process technologies. Executing assigned circuit design tasks with a focus on product quality and efficiency. Documenting design solutions and communicating technical details clearly to cross-functional stakeholders. Participating in design reviews and contributing to continuous improvement of design flows and practices.
\nAdvance Synopsys' leadership in high-performance DDR interface design for cutting-edge chips. Enhance product reliability and scalability through robust analog design methodologies. Drive innovation in deep submicron process technology applications. Strengthen integration of mixed signal and analog circuitry in ASIC products. Support cross-team collaboration to accelerate product development and delivery. Contribute to Synopsys' reputation for technical excellence and quality in semiconductor solutions.
\nBTech/MTech in Electrical Engineering or related field (MTech+3 years / BTech+5 years experience). Strong knowledge of CMOS processes and deep submicron process technology issues. Expertise in CMOS circuit design and layout methodology; familiarity with analog/mixed signal circuitry. Understanding of basic ESD concepts (a plus). Experience with ASIC design flow and integration. Knowledge of JEDEC DDR interface requirements, DDR timing, ODT, and SDRAM functionality (preferred).
\nAnalytical thinker with strong problem-solving skills. Effective communicator, both written and verbal, for internal team interactions. Collaborative team player, eager to learn and share knowledge. Detail-oriented and quality-focused in all aspects of design. Adaptable and resilient in dynamic project environments.
\nYou will join a highly skilled Analog/Mixed Signal Design team in Bangalore, focused on delivering innovative DDR I/O circuit solutions for ASIC products. The team values creativity, technical rigor, and collaborative problem-solving, working closely with cross-functional groups to drive product excellence and meet industry standards.
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_d1e97e06-633","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/mixed-signal-staff-enginee/44408/94181260464?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS circuit design","deep submicron process technologies","JEDEC DDR interfaces","ASIC design flow","analog/mixed signal circuitry","ESD concepts"],"x-skills-preferred":["JEDEC DDR interface requirements","DDR timing","ODT","SDRAM functionality"],"datePosted":"2026-04-24T14:18:12.193Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS circuit design, deep submicron process technologies, JEDEC DDR interfaces, ASIC design flow, analog/mixed signal circuitry, ESD concepts, JEDEC DDR interface requirements, DDR timing, ODT, SDRAM functionality"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_89682944-b4d"},"title":"Analog Design, Staff Engineer","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nYou are a passionate engineer with a strong foundation in analog and mixed-signal circuit design, eager to make a meaningful impact through your expertise. With a BTech or MTech and substantial hands-on experience (BTech+5 years / MTech+3 years), you have mastered the nuances of CMOS processes and deep submicron technologies. You enjoy solving complex challenges in DDR I/O circuit design and thrive in collaborative environments where your technical insights drive innovation.
\nDesigning and developing DDR I/O circuits, ensuring robust performance and compliance with industry standards. Collaborating with cross-functional teams on analog and mixed-signal circuit architecture and implementation. Performing circuit simulations, layout reviews, and post-layout analysis to optimize designs for performance and reliability. Integrating ESD protection and addressing deep submicron process challenges in circuit development. Contributing to ASIC design flows and participating in design reviews to ensure quality and manufacturability. Documenting design methodologies, results, and communicating effectively with internal development teams. Interfacing with verification and validation teams to support the testing and debugging of DDR I/O circuits.
\nDeliver innovative DDR I/O circuit designs that enable high-speed, reliable data transfer in advanced silicon products. Enhance product quality and efficiency through rigorous design practices and attention to detail. Drive the adoption of best practices in CMOS and mixed-signal design across teams. Support Synopsys' leadership in chip design by contributing to differentiated IP solutions. Facilitate faster time-to-market for cutting-edge semiconductor products by ensuring robust design and integration. Mentor and collaborate with junior engineers, fostering a culture of excellence and continuous improvement. Strengthen Synopsys' reputation for technical innovation and reliability in the semiconductor industry.
\nBTech+5 years or MTech+3 years in Electrical/Electronics Engineering or related discipline. Expertise in CMOS circuit design and layout methodology, with experience in deep submicron process technologies. Understanding of analog/mixed signal circuitry and basic ESD concepts. Familiarity with ASIC design flow and JEDEC DDR interface standards, including DDR Timing, ODT, and SDRAM functionality. Strong skills in executing assigned circuit design tasks efficiently and to the highest quality standards. Proficiency in circuit simulation tools and layout review processes.
\nDetail-oriented, methodical, and committed to delivering high-quality results. Collaborative and effective in cross-team communication. Adaptable and able to manage multiple priorities in a fast-paced environment. Curious and eager to learn about new technologies and industry trends. Proactive problem-solver with strong analytical skills. Clear communicator, both verbally and in writing.
\nYou will join a dynamic team of analog and mixed-signal engineers focused on developing industry-leading DDR I/O solutions. The team fosters an inclusive culture, values diverse perspectives, and collaborates closely with digital, verification, and layout experts to deliver world-class products. Together, you'll push the boundaries of semiconductor innovation, leveraging collective expertise to solve complex challenges and achieve technical excellence.
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_89682944-b4d","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/analog-design-staff-engineer/44408/93979726528?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS circuit design","deep submicron process technologies","analog/mixed signal circuitry","ASIC design flow","JEDEC DDR interface standards","circuit simulation tools","layout review processes"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:08:19.634Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS circuit design, deep submicron process technologies, analog/mixed signal circuitry, ASIC design flow, JEDEC DDR interface standards, circuit simulation tools, layout review processes"}]}