Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nThis role is for a Pre-Silicon Signoff Lead who will be responsible for leading simulation and sign-off activities that guarantee reliability and performance. The ideal candidate will have a rich background in high-speed serial communication and advanced transceiver design, with expertise in theoretical modeling and hands-on lab work.
\nKey responsibilities include collaborating closely with analog, digital, and hardware teams to ensure comprehensive design and verification coverage, developing and maintaining robust simulation and verification plans for IP, and reviewing progress against verification plans through regular meetings with multiple verification teams.
\nThe successful candidate will have a strong command of simulation, verification, and hardware validation processes, with experience in high-speed protocols such as PCIe and Ethernet. They will also have a proven track record of leadership in testbench architecture, planning, cross-site collaboration, and mentoring.
\nAs a member of our world-class engineering team, you will drive innovation, tackle complex challenges, and ensure our products empower customers to achieve their goals in enterprise, data center, and networking applications.
\nIf you are an innovative and forward-thinking engineer with a passion for advancing connectivity technologies, we encourage you to apply for this exciting opportunity.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_c2bf9f43-9e8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/pre-silicon-signoff-lead-16513/44408/93247557808","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SystemVerilog","object-oriented verification","UVM/VMM/OVM","assertion-based verification","coverage closure","Python","TCL","Perl","C/C++","high-speed analog and digital design principles","verification flows: analog, cosimulation, digital verification, GLS, formal methods, and emulation"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:35.013Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"SystemVerilog, object-oriented verification, UVM/VMM/OVM, assertion-based verification, coverage closure, Python, TCL, Perl, C/C++, high-speed analog and digital design principles, verification flows: analog, cosimulation, digital verification, GLS, formal methods, and emulation"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c7306104-282"},"title":"Mixed-Signal Verification Engineer","description":"We are seeking a detail-oriented engineer who thrives in collaborative, cross-disciplinary environments. As a Mixed-Signal Verification Engineer at Synopsys, you will be responsible for executing mixed-signal CoSim verification tasks for system-level validation across analog and digital domains.
\nYour primary responsibilities will include building and running CoSim simulations using established environments, integrating schematics and RTL, and adhering to procedures for reproducibility and traceability. You will also be responsible for debugging mixed-signal failures by collecting logs, waveforms, and reproducible steps, performing first-pass triage, and escalating issues with clear evidence to design and verification teams.
\nIn this role, you will collaborate with analog and digital designers to confirm expected behaviors, review corner cases, and align verification needs for day-to-day activities. You will maintain and improve test content, scripts, and documentation to enhance verification quality and speed.
\nAs a Mixed-Signal Verification Engineer, you will contribute to the overall reliability and performance of SERDES deliverables by surfacing system-level issues and supporting their resolution.
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_c7306104-282","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/porto-salvo/mixed-signal-verification-engineer/44408/93403620512","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["System Verilog","CoSim","mixed-signal verification","analog and digital domains","RTL","verification methodologies"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:16:59.989Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Porto Salvo"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"System Verilog, CoSim, mixed-signal verification, analog and digital domains, RTL, verification methodologies"}]}