<?xml version="1.0" encoding="UTF-8"?>
<source>
  <jobs>
    <job>
      <externalid>cc644248-b48</externalid>
      <Title>Physical Design Sr Staff Engineer - PnR</Title>
      <Description><![CDATA[<p>Opening. This role exists to develop and enhance PPA (Power, Performance, Area) methodologies for complex interface IPs at advanced technology nodes.</p>
<p><strong>What you&#39;ll do</strong></p>
<p>Develop and enhance PPA (Power, Performance, Area) methodologies for complex interface IPs at advanced technology nodes.</p>
<ul>
<li>Implement high-performance CPUs, GPUs, and interface IPs using industry-leading Synopsys tools such as RTLA, Fusion Compiler, DSO, and Fusion AI.</li>
</ul>
<ul>
<li>Drive flow development and optimization to improve design quality and predictability.</li>
</ul>
<ul>
<li>Collaborate with global experts to solve critical design challenges, ensuring the best possible QOR (Quality of Results).</li>
</ul>
<ul>
<li>Contribute to the adoption and integration of advanced technologies and tool features in design implementation.</li>
</ul>
<ul>
<li>Automate tasks and processes using scripting languages (TCL, Perl, Python) to streamline workflows and boost efficiency.</li>
</ul>
<ul>
<li>Analyze and resolve issues related to synthesis, timing closure, power optimization, and constraints management.</li>
</ul>
<p><strong>What you need</strong></p>
<ul>
<li>Minimum 7 years of experience in physical design, with a focus on high-performance and low-power methodologies.</li>
</ul>
<ul>
<li>Expertise in synthesis, timing closure, power optimization, constraints management, LEC, and STA flows.</li>
</ul>
<ul>
<li>Hands-on experience with advanced process nodes (under 5nm) and complex IP implementation.</li>
</ul>
<ul>
<li>Proficiency in scripting languages such as TCL, Perl, and Python for automation and process enhancement.</li>
</ul>
<ul>
<li>Strong understanding of RTL, DFT, LDRC, TCM, VCLP, and PTPX; experience with interface IP controllers (UCie, PCIe, USB) is a plus.</li>
</ul>
<p><strong>Why this matters</strong></p>
<p>Shape the future of high-performance silicon by advancing methodologies that deliver superior PPA and TAT outcomes.</p>
<p>Enable Synopsys customers to achieve breakthrough performance and efficiency in their semiconductor products.</p>
<p>Enhance the predictability and simplicity of implementation processes for complex interface IPs.</p>
<p>Accelerate the adoption of next-generation design technologies and tools across the industry.</p>
<p>Drive innovation in low-power, high-performance design, influencing the direction of emerging semiconductor solutions.</p>
<p>Empower Synopsys to remain at the forefront of chip design and IP integration through continuous improvement.</p>
<p><strong>What you’ll need</strong></p>
<ul>
<li><strong>Minimum 7years</strong> of experience in physical design, with a focus on high-performance and low-power methodologies.</li>
</ul>
<ul>
<li>Expertise in synthesis, timing closure, power optimization, constraints management, LEC, and STA flows.</li>
</ul>
<ul>
<li>Hands-on experience with advanced process nodes (under 5nm) and complex IP implementation.</li>
</ul>
<ul>
<li>Proficiency in scripting languages such as TCL, Perl, and Python for automation and process enhancement.</li>
</ul>
<ul>
<li>Strong understanding of RTL, DFT, LDRC, TCM, VCLP, and PTPX; experience with interface IP controllers (UCie, PCIe, USB) is a plus.</li>
</ul>
<p><strong>Why you’ll love this role</strong></p>
<ul>
<li>Collaborate with a talented team of engineers and experts to drive innovation and excellence in chip design and IP integration.</li>
</ul>
<ul>
<li>Work on cutting-edge technologies and tools, shaping the future of the semiconductor industry.</li>
</ul>
<ul>
<li>Enjoy a dynamic and supportive work environment that fosters growth, learning, and collaboration.</li>
</ul>
<ul>
<li>Participate in professional development opportunities to enhance your skills and expertise.</li>
</ul>
<ul>
<li>Contribute to the development of best-in-class methodologies and tools that drive industry-leading results.</li>
</ul>
<p><strong>Benefits</strong></p>
<p>At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>
<ul>
<li>Comprehensive medical and healthcare plans that work for you and your family.</li>
</ul>
<ul>
<li>Time Away</li>
</ul>
<ul>
<li>In addition to company holidays, we have ETO and FTO Programs.</li>
</ul>
<ul>
<li>Family Support</li>
</ul>
<ul>
<li>Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.</li>
</ul>
<ul>
<li>ESPP</li>
</ul>
<ul>
<li>Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.</li>
</ul>
<ul>
<li>Retirement Plans</li>
</ul>
<ul>
<li>Save for your future with our retirement plans that vary by region and country.</li>
</ul>
<ul>
<li>Compensation</li>
</ul>
<ul>
<li>Competitive salaries.</li>
</ul>
<ul>
<li>Awards</li>
</ul>
<ul>
<li>We&#39;re proud to receive several recognitions.</li>
</ul>
<ul>
<li>Explore the Possibilities with Synopsys</li>
</ul>
<ul>
<li>Search Synopsys Careers</li>
</ul>
<ul>
<li>Join our Talent Community</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>physical design, high-performance and low-power methodologies, synthesis, timing closure, power optimization, constraints management, LEC, STA flows, advanced process nodes, complex IP implementation, scripting languages, RTL, DFT, LDRC, TCM, VCLP, PTPX, interface IP controllers, TCL, Perl, Python, UCie, PCIe, USB</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/bengaluru/physical-design-sr-staff-engineer-pnr/44408/91653340960</Applyto>
      <Location>Bengaluru</Location>
      <Country></Country>
      <Postedate>2026-03-04</Postedate>
    </job>
  </jobs>
</source>