{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/cmos-technologies"},"x-facet":{"type":"skill","slug":"cmos-technologies","display":"Cmos Technologies","count":4},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_c1b41f52-ced"},"title":"Summer Internship | Analog Design Engineering","description":"<p>Our internship programs offer real-world projects, hands-on experience, and opportunities to collaborate with passionate teams globally. At Synopsys, interns dive into real-world projects, gaining hands-on experience while collaborating with our teams worldwide,and having fun in the process! You&#39;ll have the freedom to share your ideas, unleash your creativity, and explore your interests. This is your opportunity to bring your solutions to life and work with cutting-edge technology that shapes not only the future of innovation but also your own career path.</p>\n<p><strong>Job Description:</strong></p>\n<p>As an intern in the Analog Design Engineering team, you will design, verify, and validate high-performance, high-speed analog circuits, focusing on next-generation Phase Lock Loops (PLLs) and related blocks for world-leading SOCs in advanced CMOS technologies. You will participate in the design of Delay Locked Loops (DLL), phase mixers, and custom digital blocks used in SERDES interfaces. You will contribute to test bench creation, specification generation, analog circuit design, and layout optimization. You will assist with documentation, design debugging, and silicon evaluation to ensure robust and reliable circuit performance. You will engage with cross-functional teams, sharing ideas and collaborating to solve complex engineering challenges.</p>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Currently pursuing a university degree in Electronics Engineering or related field.</li>\n<li>Understanding of CMOS technologies; experience with analog and mixed-signal IC design is a plus.</li>\n<li>Strong written and verbal communication skills, problem-solving ability, and organizational skills.</li>\n<li>Ability to work collaboratively and build relationships within a team environment.</li>\n</ul>\n<p><strong>Program Facts:</strong></p>\n<ul>\n<li>Program Length: 8 weeks</li>\n<li>Location: Gdansk, Poland</li>\n<li>Working Model: Onsite working</li>\n<li>Full-Time</li>\n<li>Start Date: July 2026</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_c1b41f52-ced","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/gdansk/summer-internship-analog-design-engineering/44408/93150441152","x-work-arrangement":"onsite","x-experience-level":"entry","x-job-type":"internship","x-salary-range":null,"x-skills-required":["CMOS technologies","analog and mixed-signal IC design","strong written and verbal communication skills","problem-solving ability","organizational skills"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:24.947Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Gdansk"}},"employmentType":"INTERN","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS technologies, analog and mixed-signal IC design, strong written and verbal communication skills, problem-solving ability, organizational skills"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_fc8fa6a0-87c"},"title":"Analog Design, Staff Engineer","description":"<p>We are seeking a highly skilled Analog Design Engineer to join our team in Gdansk, Poland. As a Staff Engineer, you will be responsible for designing and developing cutting-edge semiconductor solutions. You will work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>You will be a part of a fast-growing analog and mixed-signal R&amp;D team, dedicated to developing high-speed analog integrated circuits in the most advanced FinFET/GAA process nodes. You&#39;ll interact with a global, dynamic, multi-cultural, and cross-functional design team, collaborating with experts in various fields to create innovative solutions for high-speed communications.</p>\n<p>As a Staff Engineer, you will be responsible for:</p>\n<p>Developing and/or validating analog circuits considering electrical specifications and reliability constraints.\nDocumenting simulation results and analyzing performance.\nEvaluating the impact of parasitic effects related to layout implementations and working with the layout team to minimize such effects, improving performance, power, and area.\nDefining and planning analog design activities for high-speed SerDes products.\nCollaborating with a global team of engineers to integrate and verify design solutions.\nContinuously learning and applying the latest advancements in FinFET/GAA process nodes to enhance design efficiency.</p>\n<p>You will contribute to the development of high-speed SerDes products that enable high-performance chip-to-chip communications. You will enhance the performance, power efficiency, and reliability of analog integrated circuits in advanced CMOS technologies. You will support the integration of more capabilities into System-on-Chip (SoC) designs, accelerating time-to-market for innovative products.</p>\n<p>You will be a part of a dynamic, multicultural, and cross-functional design team, collaborating with experts in various fields to create innovative solutions for high-speed communications.</p>\n<p>The ideal candidate will have a good understanding of CMOS technologies and analog circuit design principles. They will have strong analysis, problem-solving, and organizational skills. They will have experience in analog and mixed-signal block design, with a focus on high-speed SERDES. They will be proficient in documenting and analyzing simulation results. They will be familiar with IC design packages and UNIX operating systems.</p>\n<p>You will be a collaborative team player who thrives in a global, multicultural environment. You will be an effective communicator with strong written and verbal skills in English. You will be a proactive and self-motivated individual with a passion for innovation and continuous learning. You will be an analytical thinker with the ability to tackle complex design challenges and find creative solutions. You will be a detail-oriented engineer who values precision and accuracy in their work.</p>\n<p>You will be rewarded with a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_fc8fa6a0-87c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/gdansk/analog-design-staff-engineer/44408/92995225296","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS technologies","analog circuit design principles","analysis","problem-solving","organizational skills","analog and mixed-signal block design","high-speed SERDES","IC design packages","UNIX operating systems"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:47.962Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Gdansk"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS technologies, analog circuit design principles, analysis, problem-solving, organizational skills, analog and mixed-signal block design, high-speed SERDES, IC design packages, UNIX operating systems"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6eb810f3-99d"},"title":"Layout Design, Staff Engineer-16003","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>As a Layout Design Engineer, you will be designing and implementing complex analog and mixed-signal CMOS circuit layouts, with a focus on high-speed SerDes physical interfaces. You will collaborate with circuit designers to translate schematics into robust, manufacturable layouts that meet performance, power, and area requirements.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Designing and implementing complex analog and mixed-signal CMOS circuit layouts, with a focus on high-speed SerDes physical interfaces.</li>\n<li>Collaborating with circuit designers to translate schematics into robust, manufacturable layouts that meet performance, power, and area requirements.</li>\n<li>Performing floor planning, layout entry, and comprehensive verification to ensure design quality and compliance with foundry rules.</li>\n<li>Applying advanced techniques to mitigate signal integrity issues, ESD, and latch-up risks, including differential routing, shielding, and substrate biasing.</li>\n<li>Optimizing layouts for reliability, matching, and minimizing parasitic effects such as EM and IR drop.</li>\n<li>Supporting design porting activities to enable seamless migration of layouts across multiple foundry nodes and technology platforms.</li>\n<li>Documenting layout methodologies, best practices, and validation results to support knowledge sharing and continuous improvement.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor or advanced degree in Electrical or Computer Engineering (or equivalent) with a solid background in transistor-level design.</li>\n<li>5+ years of experience in analog and mixed-signal CMOS layout design, including complex integrated circuits.</li>\n<li>Expertise in deep submicron CMOS technologies and layout effects (matching, reliability, proximity, EM, IR, etc.).</li>\n<li>Proficiency in layout floor planning, verification, and quality validation using industry-standard EDA tools.</li>\n<li>Strong knowledge of signal integrity, ESD, and latch-up mitigation techniques.</li>\n<li>Familiarity with UNIX operating systems and scripting languages (TCL, Python) is a plus.</li>\n<li>Experience with Synopsys EDA tools is highly desirable.</li>\n</ul>\n<p>Who You Are:</p>\n<ul>\n<li>Detail-oriented and quality-focused, with a commitment to delivering robust and reliable designs.</li>\n<li>Excellent communicator, able to articulate technical concepts clearly to diverse audiences.</li>\n<li>Collaborative team player who builds productive relationships and networks effectively.</li>\n<li>Self-motivated, organized, and able to manage multiple priorities in a dynamic environment.</li>\n<li>Strong problem-solving skills and critical judgment, with a proactive approach to overcoming challenges.</li>\n<li>Adaptable and eager to learn new technologies and methodologies.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Accelerate the development of cutting-edge silicon IP, enabling faster integration of advanced capabilities into SoCs.</li>\n<li>Enhance the performance, reliability, and manufacturability of high-speed interface solutions for next-generation applications.</li>\n<li>Reduce time-to-market and risk for customers by delivering high-quality, validated layout designs.</li>\n<li>Contribute to the innovation of analog and mixed-signal design methodologies within a global team.</li>\n<li>Support the creation of differentiated products that power the Era of Smart Everything, from AI to IoT and beyond.</li>\n<li>Foster a culture of collaboration, knowledge sharing, and technical excellence within the team and across the organization.</li>\n</ul>\n<p>The Team You&#39;ll Be A Part Of:</p>\n<p>You will join a dynamic, international team focused on developing high-speed SerDes physical interfaces and supporting analog blocks for advanced SoC solutions. Our team values innovation, collaboration, and technical excellence, working closely with circuit designers, verification engineers, and global partners to deliver industry-leading silicon IP. We foster a supportive environment where knowledge sharing and continuous learning are encouraged, and where your contributions will directly impact the success of our products and customers.</p>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_6eb810f3-99d","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ottawa/layout-design-staff-engineer-16003/44408/92625958368","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["CMOS circuit layout","high-speed SerDes physical interfaces","deep submicron CMOS technologies","layout effects","signal integrity","ESD","latch-up mitigation","UNIX operating systems","scripting languages","Synopsys EDA tools"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:26.656Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ottawa"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"CMOS circuit layout, high-speed SerDes physical interfaces, deep submicron CMOS technologies, layout effects, signal integrity, ESD, latch-up mitigation, UNIX operating systems, scripting languages, Synopsys EDA tools"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_cc76d9ba-dc2"},"title":"Staff Layout Design Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p><strong>We Are:</strong></p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p><strong>You Are:</strong></p>\n<p>You are a passionate and detail-oriented engineer who thrives in the fast-paced world of advanced semiconductor layout. You possess a deep understanding of analog and mixed-signal CMOS design principles, with a particular focus on high-speed SerDes interfaces. Your expertise is backed by a solid academic foundation and practical experience, enabling you to tackle complex layout challenges with confidence.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Drive layout development for high-speed SerDes physical interfaces and complex analog/mixed-signal CMOS blocks.</li>\n</ul>\n<ul>\n<li>Lead the complete layout design process, including floorplanning, verification, and quality assurance, with a strong emphasis on reliability and manufacturability.</li>\n</ul>\n<ul>\n<li>Port designs across multiple foundry nodes, ensuring optimal performance and compliance with technology-specific requirements.</li>\n</ul>\n<ul>\n<li>Implement advanced techniques for signal integrity, ESD, and latch-up mitigation, such as differential routing, shielding, and biasing.</li>\n</ul>\n<ul>\n<li>Collaborate closely with design, verification, and manufacturing teams to deliver robust and scalable layout solutions.</li>\n</ul>\n<ul>\n<li>Utilize Synopsys EDA tools and scripting languages (TCL, Python) to automate layout tasks and optimize workflow efficiency.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Enable Synopsys customers to achieve higher performance and reliability in their silicon designs.</li>\n</ul>\n<ul>\n<li>Accelerate the time-to-market for cutting-edge semiconductor products by delivering high-quality, manufacturable layouts.</li>\n</ul>\n<ul>\n<li>Enhance the robustness and scalability of Synopsys IP through meticulous attention to detail and innovative design solutions.</li>\n</ul>\n<ul>\n<li>Drive advancements in deep submicron CMOS technology adoption and integration.</li>\n</ul>\n<ul>\n<li>Foster a collaborative environment that supports knowledge sharing, mentorship, and professional growth.</li>\n</ul>\n<ul>\n<li>Support Synopsys’ leadership in chip design and verification by contributing to the development of industry-leading IP blocks.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>MSc in Electrical/Computer Engineering (or equivalent).</li>\n</ul>\n<ul>\n<li>Minimum 3 years hands-on experience in analog and mixed-signal CMOS layout, including high-speed SerDes interfaces.</li>\n</ul>\n<ul>\n<li>Deep knowledge of deep submicron CMOS technologies and design for reliability (EM/IR, matching, proximity effects).</li>\n</ul>\n<ul>\n<li>Proficiency in layout floorplanning, porting designs across foundry nodes, and implementing signal integrity and ESD mitigation strategies.</li>\n</ul>\n<ul>\n<li>Experience with custom digital and high-speed digital layout, as well as Synopsys EDA tools.</li>\n</ul>\n<ul>\n<li>Strong skills in UNIX environments, including shell scripting and command-line operations.</li>\n</ul>\n<ul>\n<li>Familiarity with scripting languages such as TCL and Python.</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>Excellent problem-solving, organizational, and communication skills.</li>\n</ul>\n<ul>\n<li>Self-motivated and proactive, with the ability to work independently and as part of a team.</li>\n</ul>\n<ul>\n<li>Effective collaborator who values diverse perspectives and fosters inclusive teamwork.</li>\n</ul>\n<ul>\n<li>Adaptable and open to new challenges, with a commitment to continuous improvement.</li>\n</ul>\n<ul>\n<li>Detail-oriented with a strong sense of ownership and pride in delivering high-quality work.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of:</strong></p>\n<p>You will join a dynamic, highly skilled team dedicated to developing world-class analog and mixed-signal IP for Synopsys’ global customer base. The team is focused on pushing the boundaries of high-speed interface design, reliability, and manufacturability, working together to solve complex challenges and deliver industry-leading solutions.</p>\n<p><strong>Rewards and Benefits:</strong></p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_cc76d9ba-dc2","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/moreira/staff-layout-design-engineer/44408/93269033040","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["MSc in Electrical/Computer Engineering","Analog and mixed-signal CMOS layout","High-speed SerDes interfaces","Deep submicron CMOS technologies","Design for reliability","Layout floorplanning","Porting designs across foundry nodes","Signal integrity and ESD mitigation strategies","Custom digital and high-speed digital layout","Synopsys EDA tools","UNIX environments","Shell scripting and command-line operations","Scripting languages such as TCL and Python"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:21:06.360Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Moreira"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"MSc in Electrical/Computer Engineering, Analog and mixed-signal CMOS layout, High-speed SerDes interfaces, Deep submicron CMOS technologies, Design for reliability, Layout floorplanning, Porting designs across foundry nodes, Signal integrity and ESD mitigation strategies, Custom digital and high-speed digital layout, Synopsys EDA tools, UNIX environments, Shell scripting and command-line operations, Scripting languages such as TCL and Python"}]}