At Synopsys, we drive innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, leading in chip design, verification, and IP integration. Join us to transform the future through continuous technological innovation.
\nYou are a seasoned analog architect with deep expertise in high-speed interface design. You enjoy leading technical coordination, collaborating with diverse teams, and driving innovation. Your communication skills and mentoring abilities help foster a positive, inclusive engineering environment. You’re ready to make an impact on our advanced 224G and future 448G products.
\nResponsibilities:\nCoordinating engineering efforts for 224G and 448G analog products\nArchitecting high-speed SerDes solutions\nCollaborating with cross-functional teams\nMentoring junior engineers\nDefining design standards and methodologies\nManaging project timelines and resources\nInterfacing with customers and key external partners on SerDes technical topics
\nThe Impact You Will Have:\nEnable launch of industry-leading analog products\nDrive technical excellence and innovation\nMentor and develop engineering talent\nSet new benchmarks power, latency, area, and performance\nShape Synopsys’ future in high-speed connectivity\nAccelerate adoption of advanced SerDes IP
\nWhat You’ll Need:\nExperience in high-speed analog IC design (224G/448G)\nStrong technical coordination skills\nProficiency with EDA tools\nSolid understanding of circuit architecture and signal integrity\nKnowledge of semiconductor manufacturing processes
\nWho You Are:\nInnovative and collaborative leader\nExcellent communicator\nDetail-oriented and quality-focused\nAdaptable and eager to learn
\nThe Team You’ll Be A Part Of:\nJoin a multidisciplinary engineering team dedicated to developing high-speed analog IP for next-generation silicon platforms.
\nRewards and Benefits:\nWe offer a comprehensive range of health, wellness, and financial benefits. Your recruiter will share more details during the hiring process.
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_ba9dde17-cea","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/analog-design-senior-architect-14565/44408/91355548624","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["high-speed analog IC design","technical coordination","EDA tools","circuit architecture","signal integrity","semiconductor manufacturing processes"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:16:40.582Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"high-speed analog IC design, technical coordination, EDA tools, circuit architecture, signal integrity, semiconductor manufacturing processes"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_de112d07-e65"},"title":"Analog Design, Principal Engineer","description":"Overview
\nOur Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
\nJob Description
\nCategory
\nEngineering
\nHire Type
\nEmployee
\nJob ID
\n15231
\nRemote Eligible
\nNo
\nDate Posted
\n02/15/2026
\nWe Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
\nYou Are:
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nWho You Are:
\nThe Team You’ll Be A Part Of:
\nJoin our High-Performance Computing (HPC) Enterprise analog/mixed-signal Serdes team involved in cutting-edge High Speed PHYSICAL Interface Development.
\nYou will work with experienced teams locally and with colleagues from various sites across the globe, fostering a collaborative and innovative environment.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
\nBenefits
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
\nVisit Benefits Page
\nComprehensive medical and healthcare plans that work for you and your family.
\nIn addition to company holidays, we have ETO and FTO Programs.
\nMaternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
\nPurchase Synopsys common stock at a 15% discount, with a 24 month look-back.
\nSave for your future with our retirement plans that vary by region and country.
\nCompetitive salaries.
\n\\\\ Benefits vary by country and region - check with your recruiter to confirm
\nGet an idea of what your daily routine around the office can be like
\n\\ Explore Noida
\nView Map
\n---
\nXML job scraping automation by YubHub
","url":"https://yubhub.co/jobs/job_de112d07-e65","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/noida/analog-design-principal-engineer/44408/91802916768","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Analog and Mixed-Signal (A&MS) Senior Circuit Design Expert","PLL , data converters and SERDES design","mixed-signal techniques for dynamic and static power reduction, performance enhancement, and area reduction","circuit architectures simulation, circuit layout, and knowledge of bipolar, CMOS, passive network and interconnect parasitic impact in advanced finfet technology nodes","Analog Full custom circuit macros, such as PLLs, Clock Path Functions, clocking solutions, TX/RX datapaths, and power management and regulation for High Speed PHY IP, in both planar and fin-fet CMOS technology","silicon test and debug experts to advance quality through Sim2Sil correlation","Charge-pump-based PLLs, Fractional-N PLLs, Digital PLLs, XTAL oscillators, and LO generation circuits","Equalizers , CDR architectures , high-speed digital circuit design , timing/phase noise analysis, signal integrity ","RF architecture and blocks such as transceivers front-end , VCOs, LNA, and up/down converters"],"x-skills-preferred":[],"datePosted":"2026-03-09T11:06:28.077Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Noida"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Analog and Mixed-Signal (A&MS) Senior Circuit Design Expert, PLL , data converters and SERDES design, mixed-signal techniques for dynamic and static power reduction, performance enhancement, and area reduction, circuit architectures simulation, circuit layout, and knowledge of bipolar, CMOS, passive network and interconnect parasitic impact in advanced finfet technology nodes, Analog Full custom circuit macros, such as PLLs, Clock Path Functions, clocking solutions, TX/RX datapaths, and power management and regulation for High Speed PHY IP, in both planar and fin-fet CMOS technology, silicon test and debug experts to advance quality through Sim2Sil correlation, Charge-pump-based PLLs, Fractional-N PLLs, Digital PLLs, XTAL oscillators, and LO generation circuits, Equalizers , CDR architectures , high-speed digital circuit design , timing/phase noise analysis, signal integrity , RF architecture and blocks such as transceivers front-end , VCOs, LNA, and up/down converters"}]}