{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/chips"},"x-facet":{"type":"skill","slug":"chips","display":"Chips","count":8},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_29e7b2d0-6d5"},"title":"Member of Product, Stablecoins - SWIFT Integration","description":"<p>At Anchorage Digital, we are building the world’s most advanced digital asset platform for institutions to participate in crypto. Anchorage Digital is a crypto platform that enables institutions to participate in digital assets through custody, staking, trading, governance, settlement, and the industry&#39;s leading security infrastructure.</p>\n<p>We are seeking a Product Manager to support the design, build, and implementation of SWIFT connectivity and cross-border financial messaging capabilities across institutional payment and settlement workflows. This role will focus on SWIFT MT and ISO 20022 (MX) message integration, structured data mapping, and interoperability between traditional banking rails and digital asset settlement infrastructure.</p>\n<p>The successful candidate will work cross-functionally with engineering, banking operations, compliance, treasury, and external banking partners to deliver secure, compliant, and resilient integration with global financial messaging networks. This role is execution-focused and well suited for someone who understands payments infrastructure and wants hands-on exposure to regulated cross-border financial systems.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Supporting the product roadmap for SWIFT integration, including MT and ISO 20022 (MX) messaging standards, and assisting in translating banking and treasury requirements into detailed product requirements documents, technical specifications, and workflow diagrams.</li>\n</ul>\n<ul>\n<li>Partnering closely with engineering to implement SWIFT connectivity models such as Alliance Cloud, service bureau arrangements, or API-based integration layers.</li>\n</ul>\n<ul>\n<li>Supporting reconciliation, settlement tracking, and repair processes across correspondent banking flows, and coordinating testing and certification with external banks, BIC holders, and service providers.</li>\n</ul>\n<ul>\n<li>Monitoring operational performance including message failure rates, repair volumes, and settlement timing, and driving improvements based on data analysis.</li>\n</ul>\n<ul>\n<li>Collaborating with compliance and risk teams to embed sanctions screening, travel rule requirements, and AML controls directly into messaging and settlement workflows.</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>Foundational understanding of SWIFT MT and ISO 20022 (MX) messaging standards and cross-border correspondent banking flows, including nostro and vostro account structures.</li>\n</ul>\n<ul>\n<li>Familiarity with SWIFT connectivity models and global payment rails such as Fedwire, CHIPS, ACH, RTP, and SEPA, and how messaging interacts with underlying settlement systems.</li>\n</ul>\n<ul>\n<li>Ability to interpret message schemas, structured data fields, and validation rules, and to work with engineering on API design considerations including authentication, permissions, rate limits, and resiliency.</li>\n</ul>\n<ul>\n<li>Comfortable working with data using SQL, Excel, or scripting tools to analyze settlement activity, reconciliation breaks, and operational metrics.</li>\n</ul>\n<ul>\n<li>4+ years of experience in product management, payments operations, banking technology, or financial infrastructure, ideally within a regulated financial institution, fintech, or payment service provider.</li>\n</ul>\n<ul>\n<li>Demonstrated exposure to cross-border payments, treasury operations, or financial messaging systems.</li>\n</ul>\n<ul>\n<li>Strong analytical and systems-level thinking with the ability to break down complex payment workflows into structured documentation.</li>\n</ul>\n<ul>\n<li>Understanding of regulatory and operational requirements applicable to U.S. and international clearing systems and messaging networks.</li>\n</ul>\n<p>Preferred qualifications include:</p>\n<ul>\n<li>Experience supporting SWIFT integrations, ISO 20022 migration initiatives, or correspondent banking implementations.</li>\n</ul>\n<ul>\n<li>Familiarity with BIC codes, RMA relationships, message lifecycle management, and bank certification testing processes.</li>\n</ul>\n<ul>\n<li>Exposure to digital asset settlement, blockchain-based infrastructure, or tokenized money.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_29e7b2d0-6d5","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anchorage Digital","sameAs":"https://anchorage.com","logo":"https://logos.yubhub.co/anchorage.com.png"},"x-apply-url":"https://jobs.lever.co/anchorage/6abc50f6-f8ce-44c1-b0fe-b2ba62a192b1","x-work-arrangement":"remote","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["SWIFT MT","ISO 20022 (MX)","Structured data mapping","Interoperability","Traditional banking rails","Digital asset settlement infrastructure","Cross-border financial messaging","Global payment rails","Fedwire","CHIPS","ACH","RTP","SEPA","Message schemas","Structured data fields","Validation rules","API design","Authentication","Permissions","Rate limits","Resiliency","SQL","Excel","Scripting tools","Settlement activity","Reconciliation breaks","Operational metrics","Product management","Payments operations","Banking technology","Financial infrastructure","Regulated financial institution","Fintech","Payment service provider","Cross-border payments","Treasury operations","Financial messaging systems"],"x-skills-preferred":[],"datePosted":"2026-04-24T15:16:52.594Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Miami"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Finance","industry":"Technology","skills":"SWIFT MT, ISO 20022 (MX), Structured data mapping, Interoperability, Traditional banking rails, Digital asset settlement infrastructure, Cross-border financial messaging, Global payment rails, Fedwire, CHIPS, ACH, RTP, SEPA, Message schemas, Structured data fields, Validation rules, API design, Authentication, Permissions, Rate limits, Resiliency, SQL, Excel, Scripting tools, Settlement activity, Reconciliation breaks, Operational metrics, Product management, Payments operations, Banking technology, Financial infrastructure, Regulated financial institution, Fintech, Payment service provider, Cross-border payments, Treasury operations, Financial messaging systems"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_5dc3ce00-3cc"},"title":"Principal Physical Design Engineer – SerDes","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>We are seeking a Principal Physical Design Engineer to lead the physical implementation of high-speed interface IPs and test-chips, taking designs from RTL to GDSII. The ideal candidate will have intimate knowledge of the full design cycle from RTL to GDSII, including chip-level implementation, and experience with advanced FinFET nodes (TSMC 16nm or below) and low-power design techniques.</p>\n<p>The successful candidate will be responsible for driving timing and physical sign-off processes to ensure optimal performance and reliability, collaborating with front-end, analog, CAD, and product teams to solve complex mixed-signal integration challenges, and guiding a team of engineers through project execution, mentoring and developing talent within the group.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Leading the physical implementation of high-speed interface IPs and test-chips, taking designs from RTL to GDSII</li>\n<li>Driving timing and physical sign-off processes to ensure optimal performance and reliability</li>\n<li>Collaborating with front-end, analog, CAD, and product teams to solve complex mixed-signal integration challenges</li>\n<li>Guiding a team of engineers through project execution, mentoring and developing talent within the group</li>\n</ul>\n<p>The ideal candidate will have 12+ years of digital or physical design experience with recent project tape-outs as a technical driver or project lead, intimate knowledge of the full design cycle from RTL to GDSII, including chip-level implementation, and experience with advanced FinFET nodes (TSMC 16nm or below) and low-power design techniques.</p>\n<p>In addition to technical expertise, the successful candidate will be a collaborative and communicative leader, able to work effectively across diverse teams, autonomous and decisive, comfortable managing multiple priorities and interruptions, and methodology-driven, with a passion for continuous improvement and innovation.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_5dc3ce00-3cc","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/mississauga/principal-physical-design-engineer-serdes-16976/44408/94087525936","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["digital design","physical design","high-speed interface IPs","test-chips","RTL to GDSII","advanced FinFET nodes","low-power design techniques","timing and physical sign-off processes","mixed-signal integration challenges","project execution","team leadership","mentoring and talent development"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:17:54.642Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Mississauga"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"digital design, physical design, high-speed interface IPs, test-chips, RTL to GDSII, advanced FinFET nodes, low-power design techniques, timing and physical sign-off processes, mixed-signal integration challenges, project execution, team leadership, mentoring and talent development"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_89a82cda-38e"},"title":"ASIC Physical Design, Sr Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>We are seeking a highly motivated individual with a passion for physical design and implementation of complex Mixed Signal IPs and test chips. With a strong background in physical design, you thrive on solving intricate problems and enjoy collaborating with cross-functional teams. You have a deep understanding of the full design cycle from RTL to GDSII and are adept at using Synopsys tools and methodologies. Your excellent communication skills and problem-solving mindset enable you to convey complex ideas to various stakeholders, deliver robust solutions and mentor others, making you a key contributor to innovative projects.</p>\n<p>As a Sr Staff Engineer, you will lead the physical implementation of high-speed interface IPs from RTL to GDS, ensuring timing and physical sign-off. You will collaborate with cross-functional teams to integrate and verify IP designs to achieve project goals. You will also provide technical guidance and mentorship, continuously improving design methodologies and processes to enhance efficiency and quality.</p>\n<p>The impact you will have is driving the development of high-performance physical IP that powers next-generation technologies, ensuring the reliability and efficiency of physical design solutions in our products, contributing to the success of Synopsys&#39; strategic goals through innovative design solutions, sharing technical expertise to elevate team capabilities, fostering a culture of continuous improvement and excellence within the engineering team, and supporting the adoption and usability of our products by providing top-tier engineering expertise.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_89a82cda-38e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/asic-physical-design-sr-staff-engineer-in-hcmc-or-da-nang/44408/94030515824","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Physical Design","Mixed Signal IPs","Test Chips","RTL to GDSII","Synopsys Tools and Methodologies"],"x-skills-preferred":["Chip Architecture","Circuit Design","Verification","Problem-Solving","Communication"],"datePosted":"2026-04-24T14:11:10.554Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Physical Design, Mixed Signal IPs, Test Chips, RTL to GDSII, Synopsys Tools and Methodologies, Chip Architecture, Circuit Design, Verification, Problem-Solving, Communication"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_85ab2b45-f13"},"title":"FX Payments Officer","description":"<p>This role involves processing payments of all forms, maintaining and monitoring FX deals, and executing FX trades with a wire. You will be responsible for booking and settling FX currency trades, supporting currency payment teams, and investigating payment issues. You will also assist in implementing new procedures, systems, and process changes, and provide oversight for offshore GSC teams.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Process payments of all forms (FED, SWIFT, ISO, ACH, CHIPS) both creation and verification</li>\n<li>Maintain and monitor FX deals to ensure proper settlement</li>\n<li>Execute FX Trade with a wire</li>\n<li>Maintain a daily log of all deals, transfers, and payment orders</li>\n<li>Book and settle FX currency trades</li>\n<li>Support all currency payment teams onshore and offshore to resolve issues submitted</li>\n<li>Assist in payment investigations</li>\n<li>Implement new procedures, systems, and process changes</li>\n<li>Provide oversight for offshore GSC teams</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>3 years of work experience in payment operations industry</li>\n<li>Experience with payment systems such as SWIFT, ACH, FED, CHIPS, and ISO</li>\n<li>Experience with foreign exchange, both from operations and trading, and settlements</li>\n<li>Experience with processing settlements and reconciliation for trades</li>\n<li>Experience with entering and reading foreign currency payments and currency conversion trades</li>\n<li>Experience with bank operations with payments, foreign exchange, and Middle Office capacity</li>\n<li>2 years of experience in collaborating with offshore teams across multiple time zones</li>\n</ul>\n<p>Benefits:</p>\n<ul>\n<li>Competitive salary range: $75,008.60 - $85,008.60 per year</li>\n<li>Telecommuting permitted up to 3 days per week</li>\n<li>Full-time employment, Monday – Friday, 40 hours per week</li>\n<li>Access to tailored professional development opportunities</li>\n<li>Empowered to drive HSBC’s engagement with the communities we serve</li>\n<li>Industry-leading volunteerism policy, generous matching gift program, and comprehensive program of immersive Sustainability and Climate Change Initiatives</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_85ab2b45-f13","directApply":true,"hiringOrganization":{"@type":"Organization","name":"HSBC Technology & Services (USA) Inc.","sameAs":"https://portal.careers.hsbc.com","logo":"https://logos.yubhub.co/portal.careers.hsbc.com.png"},"x-apply-url":"https://portal.careers.hsbc.com/careers/job/563774610367198","x-work-arrangement":"hybrid","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":"$75,008.60 - $85,008.60 per year","x-skills-required":["SWIFT","ACH","FED","CHIPS","ISO","Foreign Exchange","Payment Operations","Bank Operations","Middle Office"],"x-skills-preferred":[],"datePosted":"2026-04-18T22:10:29.227Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Buffalo"}},"employmentType":"FULL_TIME","occupationalCategory":"Finance","industry":"Finance","skills":"SWIFT, ACH, FED, CHIPS, ISO, Foreign Exchange, Payment Operations, Bank Operations, Middle Office","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":75008.6,"maxValue":85008.6,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d14ad964-bdf"},"title":"Government Incentives & Economic Development Lead","description":"<p><strong>About the role</strong></p>\n<p>Anthropic is growing its infrastructure in support of our AI safety mission. We are seeking a Government Incentives &amp; Economic Development Lead to drive our efforts in identifying, securing, and managing federal, state, and local tax and non-tax incentives associated with these investments.</p>\n<p>This role sits within Anthropic’s Finance/Tax organization and works in close partnership with Compute, Real Estate, Legal, Public Policy, HR, and Operations teams across the company.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Lead incentive projects across multiple jurisdictions and manage a portfolio of incentives, concessions, and agreements from identification through negotiation, award, and ongoing compliance</li>\n</ul>\n<ul>\n<li>Analyze expansion plans, capital projections, and hiring timelines to determine incentive eligibility; develop a prioritized incentives strategy aligned with Anthropic’s infrastructure investment roadmap</li>\n</ul>\n<ul>\n<li>Arrange and attend meetings with government officials, economic development authorities, and utility representatives to initiate and advance incentive discussions</li>\n</ul>\n<ul>\n<li>Prepare and submit applications, forms, and supporting documentation; manage the grant and approval process end-to-end, including review of incentive contracts and agreements in coordination with legal counsel</li>\n</ul>\n<ul>\n<li>Own post-implementation compliance, including designing procedures to maintain eligibility, managing reporting calendars and filings, and responding to agency inquiries and audits</li>\n</ul>\n<ul>\n<li>Monitor federal, state, and local tax policy and legislative developments that affect the incentives landscape; advise leadership on strategic implications and emerging programs relevant to infrastructure investment</li>\n</ul>\n<ul>\n<li>Build and maintain relationships with economic development officials, government representatives, utility contacts, and external advisors across target jurisdictions</li>\n</ul>\n<ul>\n<li>Coordinate across internal stakeholders to gather project data, align on commitments, and ensure incentive obligations are reflected in operational planning</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>Bachelor’s degree in Business, Finance, Accounting, Public Policy, Economics, Real Estate, or a related field</li>\n</ul>\n<ul>\n<li>8–12+ years of progressive experience in economic development incentives, government incentives advisory, site selection, or tax credits and incentives</li>\n</ul>\n<ul>\n<li>Direct experience negotiating and securing incentives for corporate infrastructure investments, ideally including technology or compute infrastructure</li>\n</ul>\n<ul>\n<li>Deep knowledge of the US incentives landscape and tax policy environment across federal, state, and local programs, including income tax credits, property tax abatements, cash grants, training incentives, and utility rate structures</li>\n</ul>\n<ul>\n<li>Demonstrated experience preparing and presenting to government officials, economic development authorities</li>\n</ul>\n<ul>\n<li>Strong analytical capabilities including financial modeling, cost-benefit analysis, and incentive valuation</li>\n</ul>\n<ul>\n<li>Excellent written and verbal communication skills</li>\n</ul>\n<p><strong>Preferred qualifications</strong></p>\n<ul>\n<li>MBA, JD, CPA, or other advanced degree or professional certification</li>\n</ul>\n<ul>\n<li>Experience in infrastructure site selection, development, or operations</li>\n</ul>\n<ul>\n<li>Prior experience at a Big 4 accounting firm (Credits &amp; Incentives / SALT practice), economic development consultancy, tax policy advisory, or corporate economic development / site selection team at a technology company</li>\n</ul>\n<ul>\n<li>Familiarity with energy and utility procurement, power infrastructure, and utility incentive programs relevant to large-scale infrastructure</li>\n</ul>\n<ul>\n<li>Experience with Qualified Opportunity Zones, New Markets Tax Credits, Inflation Reduction Act credits, CHIPS Act incentives, or other federal programs relevant to technology infrastructure; familiarity with the associated tax policy and legislative environments</li>\n</ul>\n<ul>\n<li>Existing relationships with economic development officials and government stakeholders in key US markets for infrastructure development</li>\n</ul>\n<ul>\n<li>Experience managing external advisors (legal counsel, tax consultants, real estate advisors) in support of incentive pursuits</li>\n</ul>\n<p><strong>Salary</strong></p>\n<p>The annual compensation range for this role is $230,000 - $300,000 USD.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_d14ad964-bdf","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Anthropic","sameAs":"https://www.anthropic.com","logo":"https://logos.yubhub.co/anthropic.com.png"},"x-apply-url":"https://job-boards.greenhouse.io/anthropic/jobs/5123851008","x-work-arrangement":"remote","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$230,000 - $300,000 USD","x-skills-required":["economic development incentives","government incentives advisory","site selection","tax credits and incentives","financial modeling","cost-benefit analysis","incentive valuation","written and verbal communication skills"],"x-skills-preferred":["MBA","JD","CPA","infrastructure site selection","development or operations","Big 4 accounting firm","economic development consultancy","tax policy advisory","corporate economic development / site selection team","energy and utility procurement","power infrastructure","utility incentive programs","Qualified Opportunity Zones","New Markets Tax Credits","Inflation Reduction Act credits","CHIPS Act incentives","federal programs relevant to technology infrastructure","existing relationships with economic development officials and government stakeholders"],"datePosted":"2026-03-08T13:43:14.798Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco, CA, New York City, NY"}},"jobLocationType":"TELECOMMUTE","employmentType":"FULL_TIME","occupationalCategory":"Finance","industry":"Technology","skills":"economic development incentives, government incentives advisory, site selection, tax credits and incentives, financial modeling, cost-benefit analysis, incentive valuation, written and verbal communication skills, MBA, JD, CPA, infrastructure site selection, development or operations, Big 4 accounting firm, economic development consultancy, tax policy advisory, corporate economic development / site selection team, energy and utility procurement, power infrastructure, utility incentive programs, Qualified Opportunity Zones, New Markets Tax Credits, Inflation Reduction Act credits, CHIPS Act incentives, federal programs relevant to technology infrastructure, existing relationships with economic development officials and government stakeholders","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":230000,"maxValue":300000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_517e3008-238"},"title":"Physical Design Engineer","description":"<p><strong>Location</strong></p>\n<p>San Francisco</p>\n<p><strong>Employment Type</strong></p>\n<p>Full time</p>\n<p><strong>Department</strong></p>\n<p>Scaling</p>\n<p><strong>Compensation</strong></p>\n<ul>\n<li>$266K – $445K • Offers Equity</li>\n</ul>\n<p>The base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.</p>\n<ul>\n<li>Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts</li>\n</ul>\n<ul>\n<li>Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)</li>\n</ul>\n<ul>\n<li>401(k) retirement plan with employer match</li>\n</ul>\n<ul>\n<li>Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)</li>\n</ul>\n<ul>\n<li>Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees</li>\n</ul>\n<ul>\n<li>13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)</li>\n</ul>\n<ul>\n<li>Mental health and wellness support</li>\n</ul>\n<ul>\n<li>Employer-paid basic life and disability coverage</li>\n</ul>\n<ul>\n<li>Annual learning and development stipend to fuel your professional growth</li>\n</ul>\n<ul>\n<li>Daily meals in our offices, and meal delivery credits as eligible</li>\n</ul>\n<ul>\n<li>Relocation support for eligible employees</li>\n</ul>\n<ul>\n<li>Additional taxable fringe benefits, such as charitable donation matching and wellness stipends, may also be provided.</li>\n</ul>\n<p>More details about our benefits are available to candidates during the hiring process.</p>\n<p>This role is at-will and OpenAI reserves the right to modify base pay and other compensation components at any time based on individual performance, team or company results, or market conditions.</p>\n<p><strong>About the Team</strong></p>\n<p>OpenAI’s Hardware team designs the custom silicon that powers the world’s most advanced AI systems. From system-level architecture to custom circuit implementations, we partner closely with model and infrastructure teams to deliver performance, power, and efficiency breakthroughs across all layers of the stack.</p>\n<p><strong>About the Role</strong></p>\n<p>We are seeking a highly skilled Silicon Implementation Engineer with deep expertise in physical design and methodology. This individual contributor role sits within our physical design team and is central to delivering power, performance, and area (PPA) optimized datapath and interconnect solutions for next-generation AI accelerators.</p>\n<p>You’ll work closely with RTL designers to define and execute on physical design strategies. You will develop tools, flows and methodologies to increase team productivity. Your work will directly impact silicon’s performance and cost efficiency, as well as the team’s execution velocity and quality.</p>\n<p><strong>In this role, you will:</strong></p>\n<ul>\n<li>Develop, build and own tools, flows and methodologies for physical implementation</li>\n<li>Own physical implementation of floorplan blocks from floorplanning to final signoff</li>\n<li>Collaborate with RTL designers to drive optimal block implementation solutions</li>\n<li>Analyze and optimize design for timing, power, and area trade-offs, working in collaboration with EDA vendors and ASIC partners</li>\n</ul>\n<p><strong>Qualifications:</strong></p>\n<ul>\n<li>BS w/ 4+ or MS with 2+ years or PhD with 0-1 year(s) of relevant industry experience in physical design and methodology development</li>\n<li>Demonstrated success in taping out complex silicon designs</li>\n<li>Hands-on experience with block physical implementation and PPA convergence</li>\n<li>Strong coding experience with python, bazel, TCL</li>\n<li>Strong experience building physical design tools, flows and methodologies</li>\n<li>Strong understanding of microarchitecture, RTL design, physical design, circuit design, physical verification and timing closure.</li>\n<li>Deep familiarity with industry-standard tools and flows for physical synthesis, PNR, LEC and power estimation</li>\n</ul>\n<p><strong>Bonus:</strong></p>\n<ul>\n<li>Experience with AI or HPC-focused chips</li>\n<li>Experience with optimizing PPA for high performance compute cores</li>\n<li>Hands-on experience with top-level design methodologies</li>\n</ul>\n<p><strong>About OpenAI</strong></p>\n<p>OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_517e3008-238","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/5a265d2b-683f-4cea-9b69-8e137e704ab3","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$266K – $445K","x-skills-required":["physical design","methodology development","python","bazel","TCL","EDA vendors","ASIC partners","microarchitecture","RTL design","physical design","circuit design","physical verification","timing closure"],"x-skills-preferred":["AI or HPC-focused chips","optimizing PPA for high performance compute cores","top-level design methodologies"],"datePosted":"2026-03-06T18:41:49.725Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"physical design, methodology development, python, bazel, TCL, EDA vendors, ASIC partners, microarchitecture, RTL design, physical design, circuit design, physical verification, timing closure, AI or HPC-focused chips, optimizing PPA for high performance compute cores, top-level design methodologies","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":266000,"maxValue":445000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_3bb7e3ce-9f9"},"title":"ASIC Physical Design, Principal Engineer","description":"<p>We are seeking a highly motivated individual with a passion for physical design and implementation of complex Mixed Signal IPs and test chips. As an ASIC Physical Design, Principal Engineer, you will lead the physical implementation of high-speed interface IPs from RTL to GDS, ensuring timing and physical sign-off.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Leading the physical implementation of high-speed interface IPs from RTL to GDS, ensuring timing and physical sign-off.</li>\n<li>Collaborating with cross-functional teams to integrate and verify IP designs to achieve project goals.</li>\n<li>Providing technical guidance and mentorship.</li>\n<li>Continuously improving design methodologies and processes to enhance efficiency and quality.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>BE or MSEE with 10+ years of direct physical design experience.</li>\n<li>Proficiency in full design cycle from RTL to GDSII, with a focus on Physical Design.</li>\n<li>Solid engineering understanding of IC design, implementation flows, and methodologies for deep submicron design.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_3bb7e3ce-9f9","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/asic-physical-design-principal-engineer-in-tan-binh-district/44408/91117302576","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Physical Design","Mixed Signal IPs","Test Chips"],"x-skills-preferred":["RTL to GDS","Timing and Physical Sign-off","Cross-functional Team Collaboration"],"datePosted":"2026-03-06T07:24:06.055Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Tan Binh district, Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Physical Design, Mixed Signal IPs, Test Chips, RTL to GDS, Timing and Physical Sign-off, Cross-functional Team Collaboration"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_24cf88fb-d67"},"title":"Software Engineering, Staff","description":"<p>Opening. This role is for an experienced and innovative software engineer ready to tackle complex challenges at the intersection of hardware and software.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>You will design, develop, troubleshoot, and debug software programs for PCIe IP evaluation and test chip platforms.</p>\n<ul>\n<li>Designing, developing, troubleshooting, and debugging software programs for PCIe IP evaluation and test chip platforms.</li>\n<li>Developing scalable software tools, APIs, and architectures focused on evaluation software for Synopsys PCIe evaluation boards.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Comprehensive expertise in PCIe protocol, SERDES, and hands-on experience with evaluation boards, silicon validation, or test chips.</li>\n<li>Advanced proficiency in Python, C++, or similar programming languages for embedded, driver, or system-level development.</li>\n</ul>\n<p><strong>Why this matters</strong></p>\n<p>Accelerate the evaluation and adoption of Synopsys&#39;s latest PCIe IP and test chips by delivering robust, user-friendly software tools. Enable seamless hardware bring-up and protocol validation, empowering both customers and internal teams to assess performance and compliance efficiently.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_24cf88fb-d67","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hillsboro/software-engineering-staff-15410/44408/92145153776","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":"$120000-$180000","x-skills-required":["Comprehensive expertise in PCIe protocol","Advanced proficiency in Python, C++, or similar programming languages","Hands-on experience with evaluation boards, silicon validation, or test chips"],"x-skills-preferred":["Experience with evaluation software, hardware bring-up, or test automation frameworks for high-speed IP","Knowledge of signal integrity, compliance testing, and PCIe ecosystem tools","Customer-facing support experience"],"datePosted":"2026-03-04T17:09:22.531Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hillsboro, Oregon, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Comprehensive expertise in PCIe protocol, Advanced proficiency in Python, C++, or similar programming languages, Hands-on experience with evaluation boards, silicon validation, or test chips, Experience with evaluation software, hardware bring-up, or test automation frameworks for high-speed IP, Knowledge of signal integrity, compliance testing, and PCIe ecosystem tools, Customer-facing support experience","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":120000,"maxValue":180000,"unitText":"YEAR"}}}]}