<?xml version="1.0" encoding="UTF-8"?>
<source>
  <jobs>
    <job>
      <externalid>24665b43-498</externalid>
      <Title>Senior ASIC Design Research Engineer</Title>
      <Description><![CDATA[<p>What Makes a Honda, is Who makes a Honda</p>
<p>Honda has a clear vision for the future, and it’s a joyful one. We are looking for individuals with the skills, courage, persistence, and dreams that will help us reach our future-focused goals. At our core is innovation. Honda is constantly innovating and developing solutions to drive our business with record success. We strive to be a company that serves as a source of “power” that supports people around the world who are trying to do things based on their own initiative and that helps people expand their own potential. To this end, Honda strives to realize “the joy and freedom of mobility” by developing new technologies and an innovative approach to achieve a “zero environmental footprint.”</p>
<p>We are looking for qualified individuals with diverse backgrounds, experiences, continuous improvement values, and a strong work ethic to join our team.</p>
<p>If your goals and values align with Honda’s, we want you to join our team to Bring the Future!</p>
<p>Job Purpose</p>
<p>The Design Research Senior Engineer in the CoE Division conducts sensing for NA market and consumer trends, extract emerging technologies, formulate hypothesis and propose research initiatives to provide value toward NA Honda’s business direction.</p>
<p>Key Accountabilities</p>
<p>Conduct sensing for NA market and consumer trends, extract emerging technologies, and propose research initiatives.</p>
<p>Continuously summarize and correlate sensing results and conclusions with internal stakeholders.</p>
<p>Propose and carry out advanced research of emerging technologies utilizing Agile methodologies to prove hypothesis and define value with speed.</p>
<p>Independently manage technical project resources while maintaining leading knowledge of state-of-the-art principles and theories.</p>
<p>Propose new technology research themes for implementation into the Honda technical strategy through existing meeting structure and cadence.</p>
<p>Develops and maintains strong relationships with internal and external research partners, industry experts, consortium members, university staff, and policy leaders to gather expertise and grow capability.</p>
<p>Within defined technical pillar, identify root cause of highly technical and multidisciplinary problems and develop plans, designs, test systems, materials, techniques and processes to achieve objectives.</p>
<p>Gain knowledge and expertise in emerging technologies, document findings, and inform others to grow the overall technical capability in North America.</p>
<p>Qualifications, Experience, and Skills</p>
<p>Minimum Educational Qualifications:</p>
<p>Bachelor’s of Science in Engineering field or equivalent relevant experience in science/engineering research capacity.</p>
<p>Minimum Experience:</p>
<p>5 or more years with focus on digital chip architectures, benchmarking, open-source IP / ISA (RISC), ARM, familiarity with CPU / GPU / NPU, FPGAs, SoCs (System-on-Chip) and heterogenous integration.</p>
<p>Familiarity with Assembly language.</p>
<p>Other highly desirables: Prior experience with industry standard EDA tools (e.g. - Synopsys / Cadence &amp;c) for IC chip design. Exp in HDLs - e.g. - Verilog / VHDL</p>
<p>Other Job-Specific Skills:</p>
<p>Passion for research, solving hard problems, and challenging the status quo.</p>
<p>Ability to learn new topics of apply principles to design and manufacturing challenges.</p>
<p>Working knowledge of Agile processes and methodologies</p>
<p>Design experiments to test hypothesis and prove them out.</p>
<p>Utilize agile process and methodologies to conduct sensing and research initiatives</p>
<p>Confidently make autonomous decisions bounded by the research mission and understanding of the company business model.</p>
<p>Ability to efficiently manage resources to achieve project initiatives and schedules</p>
<p>Clearly communicate new research and technology concepts and ideas to technical team members and management.</p>
<p>Scientifically analyze data provided from tests and experiments to gather knowledge and understanding of the subject of research.</p>
<p>Oversee overall research project schedule, budget, and direction.</p>
<p>Workstyle</p>
<p>This position will require the employee to work at our ADC, Raymond, OH office at least 4 days per workweek. One remote workday a week may be possible with prior departmental approval.</p>
<p>What differentiates Honda and make us an employer of choice?</p>
<p>Total Rewards:</p>
<p>Competitive Base Salary (pay will be based on several variables that include, but not limited to geographic location, work experience, etc.)</p>
<p>Paid Overtime</p>
<p>Regional Bonus (when applicable)</p>
<p>Industry-leading Benefit Plans (Medical, Dental, Vision, Rx)</p>
<p>Paid time off, including vacation, holidays, shutdown</p>
<p>Company Paid Short-Term and Long-Term Disability</p>
<p>401(K) Plan with company match + additional contribution</p>
<p>Relocation assistance (if eligible)</p>
<p>Career Growth:</p>
<p>Advancement Opportunities</p>
<p>Career Mobility</p>
<p>Education Reimbursement for Continued Learning</p>
<p>Training and Development programs</p>
<p>Additional Offerings:</p>
<p>Tuition Assistance &amp; Student Loan Repayment</p>
<p>Lifestyle Account</p>
<p>Childcare Reimbursement Account</p>
<p>Elder Care Support</p>
<p>Wellbeing Program</p>
<p>Community Service and Engagement Programs</p>
<p>Product Programs</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange>$90,200.00 - $112,700.00</Salaryrange>
      <Skills>digital chip architectures, benchmarking, open-source IP / ISA (RISC), ARM, CPU / GPU / NPU, FPGAs, SoCs (System-on-Chip), heterogenous integration, Assembly language, Synopsys / Cadence, Verilog / VHDL</Skills>
      <Category>Engineering</Category>
      <Industry>Automotive</Industry>
      <Employername>Honda</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.honda.com.png</Employerlogo>
      <Employerdescription>Honda is a multinational corporation that specializes in the manufacture of automobiles, motorcycles, and power equipment.</Employerdescription>
      <Employerwebsite>https://careers.honda.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.honda.com/us/en/job/10679/Senior-ASIC-Design-Research-Engineer</Applyto>
      <Location>Raymond</Location>
      <Country></Country>
      <Postedate>2026-04-22</Postedate>
    </job>
    <job>
      <externalid>8bcaf6b7-774</externalid>
      <Title>ASIC Digital Design, Senior Staff Engineer</Title>
      <Description><![CDATA[<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>
<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>
<p><strong>Responsibilities:</strong></p>
<p>Define and develop ASIC RTL design and verification at both chip level and block level. Collaborate with cross-functional teams to design, implement, and verify PCIe interfaces. Perform RTL coding, synthesis, and simulation to ensure design functionality and performance. Conduct design reviews and provide technical guidance to junior engineers. Work closely with physical design teams to ensure seamless integration and optimization. Debug and resolve design issues to ensure timely delivery of high-quality products.</p>
<p><strong>Impact:</strong></p>
<p>Contribute to the development of high-performance silicon chips that power next-generation technologies. Enhance the functionality and performance of Synopsys&#39; PCIe solutions. Drive innovation and improve design methodologies within the team. Ensure the successful delivery of complex ASIC projects on time and within budget. Mentor and guide junior engineers, fostering a culture of continuous learning and development. Collaborate with cross-functional teams to deliver integrated and optimized solutions for our customers.</p>
<p><strong>Requirements:</strong></p>
<p>Bachelor&#39;s or Master&#39;s degree in Electrical Engineering, Computer Engineering, or a related field. Extensive experience in ASIC digital design and verification. Strong knowledge of PCIe protocols and interfaces. Proficiency in RTL coding (Verilog/SystemVerilog) and simulation tools. Experience with synthesis, timing analysis, and formal verification.</p>
<p><strong>Team:</strong></p>
<p>Join a dynamic and collaborative team of engineers dedicated to designing and delivering high-performance silicon solutions. Our team focuses on innovation, quality, and continuous improvement, working together to solve complex technical challenges and deliver industry-leading products.</p>
<p><strong>Rewards and Benefits:</strong></p>
<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange>$138000-$208000</Salaryrange>
      <Skills>ASIC digital design, RTL coding, simulation tools, synthesis, timing analysis, formal verification, PCIe protocols, interfaces, chip architecture, circuit design, verification, physical design</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of electronic design automation (EDA) software and services for the semiconductor and electronics industries.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/austin/asic-digital-design-senior-staff-engineer/44408/93286401456</Applyto>
      <Location>Austin</Location>
      <Country></Country>
      <Postedate>2026-04-05</Postedate>
    </job>
    <job>
      <externalid>2a58c59b-da1</externalid>
      <Title>ASIC Design Verification, Sr Staff Engineer - DDR</Title>
      <Description><![CDATA[<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions.</p>
<p>They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>
<p>These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>
<p>We are seeking a highly skilled and experienced ASIC verification professional to lead technical teams and drive excellence in digital design.</p>
<p>As a Sr Staff Engineer - DDR, you will be responsible for technically leading and driving ownership of critical areas of verification alongside a team of talented verification engineers.</p>
<p>You will specify, design, and implement state-of-the-art verification environments for the DesignWare family of synthesizable cores.</p>
<p>You will perform verification tasks for IP cores, working closely with RTL designers and architects to ensure functional correctness.</p>
<p>You will develop and implement advanced test plans and test environments at both unit and system levels.</p>
<p>You will code and debug test cases, including the creation of complex checkers and assertions using System Verilog/UVM.</p>
<p>You will extract and review functional coverage (FC) and code coverage metrics to ensure quality metric goals are met.</p>
<p>You will manage regressions and contribute to the continuous improvement of verification strategies and test environments.</p>
<p>This role requires a deep understanding of verification methodologies, serial interface protocols, and the intricacies of IP core development.</p>
<p>You should have demonstrated experience in technically leading a team for DDR IP projects, with a track record of successful collaboration and stakeholder management.</p>
<p>You should have proven expertise in developing HVL (System Verilog/UVM) based test environments for complex ASIC designs.</p>
<p>You should have advanced skills in developing and implementing rigorous test plans, checkers, and assertions.</p>
<p>You should have strong proficiency in extracting and analyzing verification metrics such as functional coverage and code coverage.</p>
<p>You should have experience with serial interface protocols and IP design/verification processes; knowledge of DDR/LPDDR is highly desirable.</p>
<p>You should have hands-on experience in owning end-to-end verification deliverables for IPs, including planning, execution, DV metrics closure, and review/signoff.</p>
<p>You will join the DesignWare IP Verification R&amp;D team, a group of talented and passionate engineers committed to advancing Synopsys&#39; leadership in semiconductor IP.</p>
<p>The team focuses on delivering world-class verification solutions for a broad portfolio of synthesizable IP cores, leveraging the latest methodologies and technologies to ensure our products meet the most rigorous quality and performance standards.</p>
<p>Collaboration, innovation, and a drive for excellence define our culture.</p>
<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>
<p>Our total rewards include both monetary and non-monetary offerings.</p>
<p>Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>ASIC verification, System Verilog/UVM, HVL, Serial interface protocols, IP core development, Verification methodologies, Test plans and test environments, Functional coverage and code coverage metrics, Regressions and continuous improvement, DDR/LPDDR, RTL designers and architects, Chip architecture and circuit design, Semiconductor products</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of electronic design automation (EDA) software and services for the semiconductor and electronics industries.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/bengaluru/asic-design-verification-sr-staff-engineer-ddr/44408/89681053968</Applyto>
      <Location>Bengaluru, Karnataka, India</Location>
      <Country></Country>
      <Postedate>2026-03-10</Postedate>
    </job>
    <job>
      <externalid>0e3991a3-f11</externalid>
      <Title>ASIC Digital Design, Sr Engineer</Title>
      <Description><![CDATA[<p>Opening.</p>
<p><strong>What you&#39;ll do</strong></p>
<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>
<ul>
<li>Designing and verifying complex ASIC digital and mixed-signal systems using Verilog or VHDL.</li>
<li>Analyzing digital and analog specifications to develop robust system-level designs.</li>
</ul>
<p><strong>What you need</strong></p>
<ul>
<li>Master’s degree in Electrical Engineering or related field, with at least 5 years of relevant industry experience.</li>
<li>Proficient in Verilog or VHDL for digital design and verification.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>Verilog, VHDL, Digital design, Verification, ASIC design, Mixed-signal design, Chip architecture, Circuit design</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys is a leading provider of electronic design automation (EDA) software and services. Our technology is used to design and manufacture complex electronic systems, from semiconductors to software.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/nepean/asic-digital-design-sr-engineer-14141/44408/90970191968</Applyto>
      <Location>Nepean, Ontario, Canada</Location>
      <Country></Country>
      <Postedate>2026-01-28</Postedate>
    </job>
  </jobs>
</source>