<?xml version="1.0" encoding="UTF-8"?>
<source>
  <jobs>
    <job>
      <externalid>71dc7bd3-6ee</externalid>
      <Title>Applications Engineering, Architect- Emulation</Title>
      <Description><![CDATA[<p>Engineer the Future with Us</p>
<p>We currently have 614 open roles</p>
<p><strong>Job Summary</strong></p>
<p>You are a passionate and driven professional with a profound mastery of hardware-assisted verification (HAV), using emulation and FPGA prototyping methodologies, with a sharp focus on performance optimization. Your expertise covers the entire lifecycle of HW/SW product development, from early RTL verification to software bring up and platform delivery.</p>
<p><strong>Responsibilities</strong></p>
<ul>
<li>Drive advanced product capabilities and innovations in emulation runtime performance for industry-leading platforms.</li>
<li>Engage in the full product lifecycle, from feature definition and implementation to rigorous testing, quality measurement, and customer deployment.</li>
<li>Collaborate closely with internal stakeholders, including Application Engineering peers and R&amp;D teams, to deliver superior outcomes for customers.</li>
<li>Provide technical leadership and product evaluation support to key emulation customers across the globe.</li>
<li>Lead comprehensive root cause analyses to resolve and prevent emulation performance bottlenecks.</li>
<li>Ensure the highest standards of verification for SoC designs, contributing to the creation of robust and reliable products.</li>
</ul>
<p><strong>What You’ll Need</strong></p>
<ul>
<li>Minimum 12+ years of experience in emulation methodology, spanning early RTL verification to software bring up.</li>
<li>Proven expertise in verification, with a focus on System on Chip (SoC) design bring-up and validation.</li>
<li>Comprehensive knowledge of the architecture of emulation / FPGA prototyping platforms and their eco-systems.</li>
<li>A good understanding of the compilation and runtime flows on these emulation platforms.</li>
<li>Demonstrated experience in using debug features of these emulation platforms, and in conducting root cause analysis for emulation runtime performance issues.</li>
</ul>
<p><strong>Benefits</strong></p>
<ul>
<li>Competitive salary and benefits package</li>
<li>Opportunities for career growth and professional development</li>
<li>Collaborative and dynamic work environment</li>
<li>Recognition and rewards for outstanding performance</li>
</ul>
<p><strong>Who You Are</strong></p>
<ul>
<li>A collaborative team player who thrives in dynamic, fast-paced environments.</li>
<li>Detail-oriented and analytical, with exceptional problem-solving skills.</li>
<li>Curious, adaptable, and eager to embrace new challenges and responsibilities.</li>
<li>An effective communicator, skilled at conveying complex technical information to diverse audiences.</li>
<li>An innovative thinker with a passion for continuous improvement and learning.</li>
</ul>
<p><strong>The Team You’ll Be A Part Of</strong></p>
<p>You’ll join the Product Engineering (PE) team within the TPG division at Synopsys Bangalore office. This team is at the forefront of delivering and deploying next-generation performance technologies in ZeBu platforms to customers worldwide. As a pivotal member, you will engage in technically challenging projects with significant responsibilities and visibility, all while enjoying a supportive environment that fosters career growth, innovation, and professional development.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>emulation methodology, hardware-assisted verification, FPGA prototyping, RTL verification, software bring up, System on Chip (SoC) design bring-up and validation, compilation and runtime flows, debug features, root cause analysis</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>Synopsys</Employername>
      <Employerlogo>https://logos.yubhub.co/careers.synopsys.com.png</Employerlogo>
      <Employerdescription>Synopsys leads in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</Employerdescription>
      <Employerwebsite>https://careers.synopsys.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://careers.synopsys.com/job/bengaluru/applications-engineering-architect-emulation/44408/80107531584</Applyto>
      <Location>Bengaluru</Location>
      <Country></Country>
      <Postedate>2026-04-05</Postedate>
    </job>
    <job>
      <externalid>8fd4e717-d94</externalid>
      <Title>Silicon Power Engineer</Title>
      <Description><![CDATA[<p>We are seeking a highly motivated and experienced Hardware Engineer to join our dynamic and fast-paced Silicon Co Design Group. As a Silicon Power Engineer, you will be responsible for performing test case execution, debugging silicon issues related to correlation and functionality, and generating high-quality results and providing design feedback.</p>
<p>You will work alongside system architects, chip and board designers, software/firmware engineers, HW/SW applications engineers, process/reliability specialists, ATE engineers, and operations in a dynamic and high-energy work environment to bring industry-defining products to market.</p>
<p>Your responsibilities will include:</p>
<ul>
<li>Collaborating with cross-functional teams to craft essential next-generation product features that are important for performance, power optimization, and power management.</li>
<li>Collaborating to craft tools for post-silicon work, build post-silicon methodologies to characterize silicon power, correlate silicon behavior with simulation.</li>
<li>Working with various Arch &amp; Design teams to come up with test plans of new features.</li>
<li>Collaborating with other validation &amp; bring-up teams to bring up/characterize silicon power and power saving features.</li>
<li>Working with design &amp; estimation teams to correlate with pre-silicon expectation, work with HW and SW teams to do the vital tuning and optimization of silicon power.</li>
<li>Developing power consumption models to be used in binning, productization, and customer application notes, characterize and develop various power control mechanisms together with Arch/Design/SW teams.</li>
</ul>
<p>We need to see:</p>
<ul>
<li>B. Tech or M. Tech in Electronics Engineering stream, with 3+ years related work experience, excellent problem-solving, collaborative, and interpersonal skills.</li>
<li>Strong understanding of aspects related to silicon power and performance, technology node impacts, Hardware and Software interactions at system level.</li>
<li>Hands-on experience with silicon bring up, validation, and productization, good knowledge in board and system design considerations, Power supply design.</li>
<li>Very good problem-solving and hardware debugging skills, very good data analysis and logical reasoning skills.</li>
<li>Strong familiarity with HW lab environment and understanding of various lab equipment.</li>
<li>Experience in working with windows. Linux exposure is highly preferred.</li>
<li>Working experience with scripting languages like perl and/or python is a plus point.</li>
<li>Must be a great teammate and ready to collaborate with global teams from diverse cultural backgrounds in a high-energy environment.</li>
<li>Exposure to critical path analysis, power analysis, process technologies, transistor/device physics, silicon reliability, and aging mechanisms.</li>
<li>Background with power supply and substrate noise analysis and mitigation. Exposure to digital design, circuit analysis, computer architecture, BIOS, drivers, and software applications.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>mid</Experiencelevel>
      <Workarrangement>hybrid</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>silicon power, performance, technology node impacts, Hardware and Software interactions at system level, silicon bring up, validation, productization, board and system design considerations, Power supply design, HW lab environment, lab equipment, windows, Linux, perl, python, critical path analysis, power analysis, process technologies, transistor/device physics, silicon reliability, aging mechanisms, power supply, substrate noise analysis, digital design, circuit analysis, computer architecture, BIOS, drivers, software applications, scripting languages, cross-functional teams, next-generation product features, power optimization, power management, post-silicon work, simulation, test plans, validation, bring-up teams, power saving features, design, estimation, HW and SW teams, tuning, optimization, power consumption models, binning, productization, customer application notes, power control mechanisms</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>NVIDIA</Employername>
      <Employerlogo>https://logos.yubhub.co/nvidia.com.png</Employerlogo>
      <Employerdescription>NVIDIA is a leading technology company that specializes in designing and manufacturing graphics processing units (GPUs) and high-performance computing hardware.</Employerdescription>
      <Employerwebsite>https://nvidia.wd5.myworkdayjobs.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Silicon-Power-Engineer_JR2014243</Applyto>
      <Location>India, Bengaluru</Location>
      <Country></Country>
      <Postedate>2026-03-09</Postedate>
    </job>
    <job>
      <externalid>00fdc4b4-f89</externalid>
      <Title>Senior System Level Test Engineer</Title>
      <Description><![CDATA[<p>We are now looking for a Senior System Level Test Engineer to implement the world&#39;s leading SoCs, GPUs, and ASICs. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.</p>
<p><strong>What you&#39;ll be doing:</strong></p>
<ul>
<li>Lead the design, automation, and validation of System Level Tests (SLT) for HVM (High Volume Manufacturing) for complex, high power, high speed SOCs.</li>
<li>Develop and integrate test flows, scripts, and automation to ensure robust SLT coverage and seamless communication between test controllers and peripherals.</li>
<li>Partner with system architecture, chip design, and validation teams to define and deliver production-ready SLT and HVM test solutions.</li>
<li>Drive custom SLT development to optimize system performance, power efficiency, and test coverage.</li>
<li>Oversee handler selection, enablement, and hardware integration – including PCB design, socket selection, and temperature control systems.</li>
<li>Improve manufacturing test quality by enhancing test correlation, yield, and reliability across NPI, HVM, and RMA processes.</li>
<li>Collaborate closely with OSATs on production enablement, sustaining, yield analysis, and DPPM reduction initiatives.</li>
<li>Support silicon qualification and reliability testing (HTOL, Burn in) at the system level.</li>
</ul>
<p><strong>What we need to see:</strong></p>
<ul>
<li>MS/PhD in Electrical Engineering, Computer Science, or Computer Engineering (or equivalent experience).</li>
<li>12+ years of experience in Systems level test, systems validation, and/or bench testing.</li>
<li>Experience in new silicon bring up at the system level.</li>
<li>Experience in driving SLT testing and deployment for HVM.</li>
<li>Experience with testing and characterization of high power SOCs and High Speed I/Os.</li>
<li>Knowledge of network topology and experience in network connectivity.</li>
<li>Proficient in C#, C/C++, PERL, Python, .NET framework.</li>
<li>Experience in Security provisioning and knowledge of fuse programming implementation.</li>
</ul>
<p>Widely considered to be one of the technology world&#39;s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/</p>
<p>You will also be eligible for equity and benefits.</p>
<p>Applications for this job will be accepted at least until March 13, 2026.</p>
<p>This posting is for an existing vacancy.</p>
<p>NVIDIA uses AI tools in its recruiting processes.</p>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement>onsite</Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>MS/PhD in Electrical Engineering, Computer Science, or Computer Engineering, 12+ years of experience in Systems level test, systems validation, and/or bench testing, Experience in new silicon bring up at the system level, Experience in driving SLT testing and deployment for HVM, Experience with testing and characterization of high power SOCs and High Speed I/Os, C#, C/C++, PERL, Python, .NET framework</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>NVIDIA</Employername>
      <Employerlogo>https://logos.yubhub.co/nvidia.com.png</Employerlogo>
      <Employerdescription>NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for over 25 years. It&apos;s a technology company with a diverse range of products.</Employerdescription>
      <Employerwebsite>https://nvidia.wd5.myworkdayjobs.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-System-Level-Test-Engineer_JR2013156</Applyto>
      <Location>Santa Clara</Location>
      <Country></Country>
      <Postedate>2026-03-09</Postedate>
    </job>
    <job>
      <externalid>3d6cc692-919</externalid>
      <Title>Senior System Integration and Validation Engineer</Title>
      <Description><![CDATA[<p>We are seeking a Senior System Integration &amp; Validation Engineer to join our Silicon Co-Design Group (SCG). As part of this team, you will be responsible for system level bringup, debug and validation of GPU and SoC. This is an exciting opportunity to work on the sophisticated nature of various chip features and to develop innovative solutions to complex debugging situations.</p>
<p><strong>Responsibilities:</strong></p>
<ul>
<li>Silicon and board bring up, validation, and debug from prototype to production.</li>
<li>Responsible for the GPU and SoC system qualification including feature checks, system stress at PVT conditions, testing of large number of systems and debug of issues affecting any unit of the chip or software.</li>
<li>Debug complex ASIC and board issues related to logic design, signal integrity and power delivery in a high energy work environment, with a team that is the best in the business!</li>
<li>Understand architecture of next generation chips, develop test plans, scripts and implement.</li>
<li>Understand various HW features related to power, performance and safety.</li>
<li>Drive the debug of Silicon, Board or Software issues involving many multi-functional teams.</li>
<li>Develop new methodologies to improve the silicon validation process and take it to the next level!</li>
</ul>
<p><strong>Requirements:</strong></p>
<ul>
<li>BTech/BE or MTech/ME degree in Electronics with 4+ years of work experience.</li>
<li>Good knowledge in board and system design considerations, experience in silicon design/bring up.</li>
<li>Hardware design experience related to high-speed subsystem design, High-speed IO protocols, and on-chip interconnect would be much appreciated.</li>
<li>An understanding of PC architecture and various commonly used buses.</li>
<li>Familiarity with scripting languages like perl and/or python.</li>
<li>Very good problem solving and debugging skills.</li>
<li>Strong data analysis and logical reasoning skills.</li>
<li>Must be a standout colleague and ready to work with global teams from diverse cultural backgrounds.</li>
</ul>
<p style="margin-top:24px;font-size:13px;color:#666;">XML job scraping automation by <a href="https://yubhub.co">YubHub</a></p>]]></Description>
      <Jobtype>full-time</Jobtype>
      <Experiencelevel>senior</Experiencelevel>
      <Workarrangement></Workarrangement>
      <Salaryrange></Salaryrange>
      <Skills>Silicon design/bring up, Board and system design considerations, High-speed subsystem design, High-speed IO protocols, On-chip interconnect, PC architecture, Scripting languages (perl and/or python)</Skills>
      <Category>Engineering</Category>
      <Industry>Technology</Industry>
      <Employername>NVIDIA</Employername>
      <Employerlogo>https://logos.yubhub.co/nvidia.com.png</Employerlogo>
      <Employerdescription>NVIDIA is a technology company that designs and manufactures graphics processing units (GPUs) and high-performance computing hardware. It is a multinational corporation with a large global presence.</Employerdescription>
      <Employerwebsite>https://nvidia.wd5.myworkdayjobs.com</Employerwebsite>
      <Compensationcurrency></Compensationcurrency>
      <Compensationmin></Compensationmin>
      <Compensationmax></Compensationmax>
      <Applyto>https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-System-Integration-and-Validation-Engineer_JR2014010</Applyto>
      <Location>Bengaluru</Location>
      <Country></Country>
      <Postedate>2026-03-09</Postedate>
    </job>
  </jobs>
</source>