{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/asic-design"},"x-facet":{"type":"skill","slug":"asic-design","display":"ASIC design","count":9},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_f0c71715-f9b"},"title":"R&D Engineering, Staff Engineer","description":"<p>You are a highly skilled and passionate engineer, eager to make a tangible impact on the semiconductor industry by leveraging your expertise in design flows and customer applications. You thrive in collaborative and fast-paced environments, bringing both technical depth and adaptability to every challenge. Your ability to communicate complex ideas clearly to both technical and non-technical stakeholders makes you a trusted advisor and partner. You are committed to delivering exceptional customer experiences, always seeking innovative solutions that address client needs and drive success.</p>\n<p>With a solid foundation in ASIC design, VLSI, and CAD engineering, you continuously expand your knowledge to stay ahead of industry trends. You possess a keen analytical mind, capable of troubleshooting and resolving intricate issues efficiently. Your creative problem-solving skills and meticulous attention to detail ensure that projects are executed flawlessly from conception through completion. You enjoy mentoring others and contributing to moderately complex aspects of projects, enhancing team performance.</p>\n<p>You embrace diversity, respect different perspectives, and believe in the power of inclusion to foster innovation. Your dedication, resilience, and positive attitude enable you to thrive in dynamic environments, and you’re motivated by the opportunity to support key foundry customers and help shape the future of electronic design automation.</p>\n<p><strong>What You’ll Be Doing:</strong></p>\n<ul>\n<li>Managing and providing ICV runset support for key foundry partners, ensuring seamless integration and optimal performance of Synopsys products.</li>\n<li>Delivering post-sales technical expertise throughout the runset programming, implementation, and ongoing maintenance cycles.</li>\n<li>Translating detailed customer installation requirements into actionable solutions, customizing product configurations as needed.</li>\n<li>Collaborating with clients to ensure their needs are fully met and Synopsys solutions function according to specifications.</li>\n<li>Offering pre-sales technical support, contributing to sales efforts by addressing technical queries and demonstrating product capabilities.</li>\n<li>Serving as a subject matter expert in EDA tool products, guiding customers through verification, place and route, design reuse, and physical design challenges.</li>\n</ul>\n<p><strong>The Impact You Will Have:</strong></p>\n<ul>\n<li>Enhancing customer satisfaction by delivering tailored, high-quality technical solutions and ongoing support.</li>\n<li>Driving successful adoption of Synopsys products within key foundries, solidifying long-term partnerships and business growth.</li>\n<li>Contributing to the continuous improvement of runset programming and installation processes, raising industry standards.</li>\n<li>Supporting the sales team with technical insights, helping to win new business and expand Synopsys’s market reach.</li>\n<li>Identifying opportunities for innovation and improvement in EDA tools, directly influencing product development and competitiveness.</li>\n<li>Mentoring junior team members and sharing best practices, fostering a collaborative and high-performing work environment.</li>\n</ul>\n<p><strong>What You’ll Need:</strong></p>\n<ul>\n<li>Basic understanding of the design process; familiarity with Design Rule Manuals (DRM) is preferred.</li>\n<li>Strong communication skills, capable of conveying technical concepts clearly to diverse audiences.</li>\n<li>Solid grasp of ASIC design flows, VLSI, and/or CAD engineering principles.</li>\n<li>Experience or knowledge of competitive EDA tool products, with expertise in verification, place and route, design reuse, and/or physical design.</li>\n<li>Demonstrated ability to manage projects from start to completion, contributing to moderately complex aspects of technical initiatives.</li>\n</ul>\n<p><strong>Who You Are:</strong></p>\n<ul>\n<li>Creative and resourceful problem solver, able to think outside the box and address challenges proactively.</li>\n<li>Judicious decision-maker, skilled in selecting effective methods and techniques for optimal solutions.</li>\n<li>Collaborative team player with a strong sense of ownership and accountability.</li>\n<li>Adaptable and resilient, comfortable navigating evolving priorities and customer requirements.</li>\n<li>Inclusive and respectful, valuing diverse perspectives and fostering a positive team culture.</li>\n</ul>\n<p><strong>The Team You’ll Be A Part Of:</strong> You’ll join a dynamic Customer Application Services team based in Taiwan, dedicated to supporting key foundry partners and advancing Synopsys’s leadership in EDA solutions. The team is composed of experienced engineers and technical experts who collaborate closely with customers, sales, and product development groups. Together, you’ll tackle complex challenges, drive innovation, and ensure the successful implementation of industry-leading design automation tools.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_f0c71715-f9b","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/hsinchu/r-and-d-engineering-staff-engineer/44408/93763201712","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC design","VLSI","CAD engineering","EDA tool products","verification","place and route","design reuse","physical design"],"x-skills-preferred":[],"datePosted":"2026-04-24T14:19:55.038Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Hsinchu"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC design, VLSI, CAD engineering, EDA tool products, verification, place and route, design reuse, physical design"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7a1d65c6-eeb"},"title":"ASIC Digital Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<p>As a Staff Engineer in our ASIC Digital Design team, you will be responsible for leading and driving ownership of critical areas of verification alongside a team of talented verification engineers. You will define, implement, and track comprehensive verification test plans to ensure robust coverage and quality for Subsystem.</p>\n<p>Your responsibilities will include specifying, building, enhancing, and maintaining state-of-the-art Subsystem top-level UVM-based System Verilog testbenches, integrating RTL and behavioral models. You will also code and debug test cases, including the creation of complex checkers and assertions using System Verilog/UVM.</p>\n<p>In addition, you will extract and review functional coverage (FC) and code coverage metrics to ensure quality metric goals are met. You will manage regressions and contribute to the continuous improvement of verification strategies and test environments.</p>\n<p>You will work closely with RTL designers and architects to ensure functional correctness and collaborate with a global team of experienced verification engineers, fostering knowledge sharing and professional growth.</p>\n<p>As a Staff Engineer, you will have the opportunity to make a significant impact on the success of our Subsystem and contribute to the early detection and resolution of critical design issues, reducing time-to-market and silicon re-spins.</p>\n<p>You will also enhance Synopsys&#39; reputation as the premier provider of high-speed connectivity IP Subsystem through engineering excellence and innovation, and bolster Synopsys&#39; leadership in chip design by ensuring our IP verification methodologies set industry standards.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7a1d65c6-eeb","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/bengaluru/asic-digital-design-staff-engineer/44408/93763201552","x-work-arrangement":"onsite","x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["System Verilog","UVM","RTL design","Behavioral modeling","Verification","Functional coverage","Code coverage","Regression management","Continuous improvement","Collaboration","Knowledge sharing","Professional growth"],"x-skills-preferred":["ASIC design","FPGA design","Digital design","Analog design","Mixed-signal design","System-level design","Architecture","Circuit design","Verification methodologies","IP design","IP verification"],"datePosted":"2026-04-24T14:13:01.277Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Bengaluru"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"System Verilog, UVM, RTL design, Behavioral modeling, Verification, Functional coverage, Code coverage, Regression management, Continuous improvement, Collaboration, Knowledge sharing, Professional growth, ASIC design, FPGA design, Digital design, Analog design, Mixed-signal design, System-level design, Architecture, Circuit design, Verification methodologies, IP design, IP verification"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ae1562a1-6be"},"title":"Senior FPGA Architect","description":"<p>Rigetti is seeking a Senior FPGA Architect to join the development of FPGA-based control hardware used to drive our quantum processors.</p>\n<p>In this role, you will define FPGA architectures, implement high-performance digital logic, and collaborate closely with hardware, firmware, and quantum engineering teams to build scalable, low-latency control systems.</p>\n<p>Key responsibilities include:\nDeveloping and improving a custom microprocessor responsible for waveform generation and critical logic to operate a quantum computer\nWorking closely with hardware, firmware, and software teams to define architecture, data flow, and interfaces\nImplementing, simulating, and verifying designs including DSP pipelines, control logic, and high-speed I/O\nOptimizing designs for latency, resource utilization, and robustness in production environments\nDeveloping and maintaining testbenches, verification flows, and CI\nSupporting bring-up, lab validation, and debugging in collaboration with Quantum Engineering on actual quantum computers\nContributing to the long-term roadmap for the architecture of Rigetti’s control systems.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_ae1562a1-6be","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Rigetti Computing","sameAs":"https://www.rigetti.com","logo":"https://logos.yubhub.co/rigetti.com.png"},"x-apply-url":"https://jobs.lever.co/rigetti/efc17b70-a451-4aeb-8a37-70cb7201693b","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","VHDL","FPGA design","Digital signal processing","High-speed serial interfaces","Processor architecture design","Collaboration on cross-functional teams"],"x-skills-preferred":["RF/microwave or mixed-signal systems","ASIC design","Real-time control systems","Data acquisition","Instrumentation","Quantum computing","Test and measurement equipment","Scientific Python stack"],"datePosted":"2026-04-17T12:54:29.986Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, VHDL, FPGA design, Digital signal processing, High-speed serial interfaces, Processor architecture design, Collaboration on cross-functional teams, RF/microwave or mixed-signal systems, ASIC design, Real-time control systems, Data acquisition, Instrumentation, Quantum computing, Test and measurement equipment, Scientific Python stack"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d416110b-f79"},"title":"PNR Applications Engineer, Staff","description":"<p>We are seeking a PNR Applications Engineer, Staff to join our Customer Success Group business. The primary focus of this role is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)</li>\n<li>RTL to GDSII full flow experience or knowledge is preferable</li>\n<li>Strong interest and understanding of Advanced Node &amp; Design methodologies are required.</li>\n<li>In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.</li>\n<li>Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred</li>\n<li>Back end P&amp;R tools (Fusion Compiler, ICC2, Innovus)</li>\n<li>Excellent verbal and written presentation/communication skills are mandatory.</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>BSEE or equivalent, required with 7+ years of experience, or MSEE, or equivalent with 5+ years of experience.</li>\n<li>Tool knowledge: front end Synthesis and back end PnR tools (Fusion Compiler, ICC2, Design Compiler, Genus),</li>\n<li>Tool knowledge: STA (Primetime, Tempus)</li>\n</ul>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_d416110b-f79","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/pnr-applications-engineer-staff/44408/92664451888","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"employee","x-salary-range":"$129000-$193000","x-skills-required":["ASIC design","Industry-standard tools","RTL to GDSII full flow","Advanced Node & Design methodologies","Synopsys Back end tool","Clock Tree Synthesis methodologies","Back end P&R tools"],"x-skills-preferred":["Front end Synthesis","Back end PnR tools","STA (Primetime, Tempus)"],"datePosted":"2026-04-05T13:22:58.699Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC design, Industry-standard tools, RTL to GDSII full flow, Advanced Node & Design methodologies, Synopsys Back end tool, Clock Tree Synthesis methodologies, Back end P&R tools, Front end Synthesis, Back end PnR tools, STA (Primetime, Tempus)","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":129000,"maxValue":193000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_7026ea72-dd8"},"title":"RTL Design, Sr Engineer","description":"<p>We are seeking a skilled RTL Design Engineer to join our team in Hanoi/Ho Chi Minh City/Da Nang. As a member of our team, you will be responsible for developing specifications and RTL for High Bandwidth Interface PHY IP. You will collaborate with Verification teams to ensure design accuracy and coordinate logic implementation phases across teams. You will also apply scripting skills for design automation and participate in onboarding in Da Nang and transitioning to Hanoi or Ho Chi Minh City.</p>\n<p>The successful candidate will have a BS/MS/PhD in Electronics Engineering or Telecommunications and 2+ years of experience in RTL design for ASIC or PHY IP. You will have experience with VCS, Verdi, Spyglass, Perl/TCL/Python and knowledge of clock domain crossing, APB, JTAG. Good English communication skills are essential.</p>\n<p>As a member of our team, you will advance industry-leading high bandwidth interface IP, ensure robust design and verification processes, drive innovation in RTL design and workflows, and enhance productivity through automation.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_7026ea72-dd8","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/rtl-design-sr-engineer-in-hanoi-hcmc-da-nang/44408/92454718896","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["RTL design","ASIC design","PHY IP","VCS","Verdi","Spyglass","Perl","TCL","Python","clock domain crossing","APB","JTAG"],"x-skills-preferred":[],"datePosted":"2026-04-05T13:22:17.483Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"RTL design, ASIC design, PHY IP, VCS, Verdi, Spyglass, Perl, TCL, Python, clock domain crossing, APB, JTAG"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a986e7e2-8fe"},"title":"Senior ASIC Digital Designer","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.</p>\n<p>You Are:</p>\n<p>You are a skilled and passionate engineer with expertise in system design, embedded firmware, digital design, and verification with over 8+ years of experience. You are a skilled engineer with technical leadership, strategic thinking, and ability to model, architect, and validate mixed-signal SoC development, seeking to make a tangible impact in the semiconductor industry. You value collaboration and mentorship, welcoming opportunities to both learn from and share knowledge with your peers. Your experience with memory interface protocols such as DDR, LPDDR and HBM enables you to quickly contribute to our next-generation solutions.</p>\n<p>Technical knowledge in latest DDR, LPDDR, MRDIMM and DFI protocols, with a proven track record in working successfully in IP product developments while focused on verification. You thrive in a matrixed, international, and team-oriented environment with multiple stakeholders. Work hands-on, having a collaborative mindset, thinking clearly and concisely when capturing requirements, and maintaining a proactive attitude to achieve results. You are passionate about right first-time development, ensuring traceability of all verification requirements and covering the whole ecosystem of Controller and PHY.</p>\n<p>You bring knowledge of system, digital, firmware design, high-speed memory interface skills.  Your experience includes delivering &quot;best-in-class&quot; solutions for protocols like DDR, LPDDR, and HBM. You are highly proficient in creating and using robust verification environments using UVM methodology and System Verilog, and you leverage system level modeling using advanced tools such as MATLAB and scripting languages, Perl, Python, and C++ to automate design and validation flows.</p>\n<p>What You’ll Be Doing:</p>\n<ul>\n<li>Developing and optimizing embedded firmware for advanced DDR/LPDDR/HBM memory interface PHYs</li>\n<li>Contributing and collaborating with hardware teams to analyze and debug embedded firmware</li>\n<li>Optimizing and developing new PHY training algorithms using system level modeling tools</li>\n<li>Collaborating closely with analog, digital, and hardware teams to ensure overall system integrity</li>\n<li>Bridging the gap between pre- and post-silicon verification to ensure best-in-class customer support</li>\n<li>Developing and deploying tests on silicon as part of bring up plan with extensive knowledge of the design internals</li>\n<li>Reproducing silicon failures on FPGA/Emulation to identify root causes</li>\n<li>Fostering technical excellence and knowledge sharing across the organization.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhancing cross-functional collaboration to improve product quality and end customer satisfaction.</li>\n<li>Evolving/adopting and integrating best-in-class methodologies within the organization for fast silicon bring-up</li>\n<li>Standardizing and optimizing workflows to increase efficiency and compliance.</li>\n<li>Accelerating product innovation and time-to-market by establishing best practices to bridge the gap between architecture and physical implementation using system modeling, functional simulation emulation, and system integration.</li>\n<li>Directly impact customer success by providing guidance, technical support, and innovative solutions.</li>\n<li>Champion diversity and inclusion, ensuring a respectful and opportunity-rich workplace for all team members.</li>\n</ul>\n<p>What You’ll Need:</p>\n<ul>\n<li>8+ years of experience in Firmware, ASIC design, verification, system validation, and technical roles.</li>\n<li>Be results driven</li>\n<li>Proven leadership in developing, optimizing, and verifying SW/HW using UVM-based co-verification environment.</li>\n<li>Advanced scripting proficiency in Shell, Perl, Python, and C++ for workflow automation and process improvement.</li>\n<li>In-depth knowledge of system-level validation for high-speed interface PHY</li>\n<li>Proven track record of working cross-functionally and driving issues to closure</li>\n<li>Knowledge of mixed-signal design</li>\n<li>Experience in working in cross-functional collaborations</li>\n<li>Be an excellent communicator and a beacon for change</li>\n</ul>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>Inclusion and Diversity:</p>\n<p>Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a986e7e2-8fe","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/nepean/senior-asic-digital-designer-15194/44408/91882458112","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Firmware","ASIC design","Verification","System validation","Technical roles","UVM-based co-verification environment","Shell","Perl","Python","C++","System-level validation for high-speed interface PHY","Mixed-signal design","Cross-functional collaborations"],"x-skills-preferred":["System design","Embedded firmware","Digital design","Memory interface protocols","DDR","LPDDR","HBM","MATLAB","System Verilog"],"datePosted":"2026-03-09T11:05:55.028Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Nepean"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Firmware, ASIC design, Verification, System validation, Technical roles, UVM-based co-verification environment, Shell, Perl, Python, C++, System-level validation for high-speed interface PHY, Mixed-signal design, Cross-functional collaborations, System design, Embedded firmware, Digital design, Memory interface protocols, DDR, LPDDR, HBM, MATLAB, System Verilog"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_46cf12da-6c5"},"title":"ASIC Digital Design, Principal","description":"<p>We Are:</p>\n<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.</p>\n<p>You Are:</p>\n<p>You are a skilled and passionate engineer with deep expertise in system design, embedded firmware, digital design, and verification with over 15 years of impactful experience. You are a highly accomplished engineer with technical leadership, strategic thinking, and ability to model, architect, and validate mixed-signal SoC development, seeking to make a tangible impact in the semiconductor industry.</p>\n<p>A technical powerhouse as well as subject matter expert in latest DDR, LPDDR, MRDIMM and DFI protocols, with a proven track record in working successfully in IP product developments while focused on verification. You thrive in a matrixed, international, and team-oriented environment with multiple stakeholders. Work hands-on, having a collaborative mindset, thinking clearly and concisely when capturing requirements, and maintaining a proactive attitude to achieve results.</p>\n<p>You bring a deep understanding of system, digital, firmware design, high-speed memory interface architectures. Your experience includes leading multi-disciplinary teams, driving technical roadmaps, and mentoring engineers to deliver best-in-class solutions for protocols like DDR, LPDDR, and HBM. You are highly proficient in creating and using robust verification environments using UVM methodology and System Verilog, and you leverage system level modeling using advanced tools such as MATLAB and scripting languages, Perl, Python, and C++ to automate design and validation flows.</p>\n<p>What You&#39;ll Be Doing:</p>\n<ul>\n<li>Developing and optimizing embedded firmware for advanced DDR/LPDDR/HBM memory interface PHYs</li>\n<li>Contributing and collaborating with hardware teams to analyze and debug embedded firmware</li>\n<li>Optimizing and developing new PHY training algorithms using system level modeling tools</li>\n<li>Collaborating closely with analog, digital, and hardware teams to ensure overall system integrity</li>\n<li>Bridging the gap between pre- and post-silicon verification to ensure best-in-class customer support</li>\n<li>Developing and deploying tests on silicon as part of bring up plan with extensive knowledge of the design internals</li>\n<li>Reproducing silicon failures on FPGA/Emulation to identify root causes</li>\n<li>Mentoring and coaching engineering teams, fostering technical excellence and knowledge sharing across the organization.</li>\n<li>Collaborating with cross-functional groups and customers to resolve challenges, ensure quality design, and meet aggressive project milestones.</li>\n<li>Driving continuous improvement in functional and performance testing on hardware and test-chips, and leading architectural refinements based on analysis.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhancing cross-functional collaboration to improve product quality and end customer satisfaction.</li>\n<li>Evolving/adopting and integrating best-in-class methodologies within the organization for fast silicon bring-up</li>\n<li>Standardizing and optimizing workflows to increase efficiency and compliance.</li>\n<li>Accelerating product innovation and time-to-market by establishing best practices to bridge the gap between architecture and physical implementation using system modeling, functional simulation emulation, and system integration.</li>\n<li>Driving cross-team synergy, technical mentorship, and a culture of continuous learning and inclusivity.</li>\n<li>Directly impact customer success by providing expert guidance, technical support, and innovative solutions.</li>\n<li>Champion diversity and inclusion, ensuring a respectful and opportunity-rich workplace for all team members.</li>\n</ul>\n<p>What You&#39;ll Need:</p>\n<ul>\n<li><p>15+ years of experience in Firmware, ASIC design, verification, system validation, and technical leadership roles.</p>\n</li>\n<li><p>Be results driven</p>\n</li>\n<li><p>Proven leadership in developing, optimizing, and verifying SW/HW using UVM-based co-verification environment.</p>\n</li>\n<li><p>Advanced scripting proficiency in Shell, Perl, Python, and C++ for workflow automation and process improvement.</p>\n</li>\n<li><p>In-depth knowledge of system-level validation for high-speed interface PHY</p>\n</li>\n<li><p>Proven track record of working cross-functionally and driving issues to closure</p>\n</li>\n<li><p>Knowledge of mixed-signal design</p>\n</li>\n<li><p>Experience in working in cross-functional collaborations</p>\n</li>\n<li><p>Be an excellent communicator and a beacon for change</p>\n</li>\n<li><p>Excellent debugging, analytical, and problem-solving skills</p>\n</li>\n<li><p>Working knowledge of scripting in languages such as Python and/or Perl</p>\n</li>\n<li><p>Good understanding of DFT, ATPG, and design for debug techniques and their application in testing of silicon</p>\n</li>\n<li><p>Good interpersonal skills, ability &amp; desire to work as a standout colleague</p>\n</li>\n</ul>\n<p>Rewards and Benefits:</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.</p>\n<p>Inclusion and Diversity:</p>\n<p>Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.</p>\n<p>#LI-DP1</p>\n<p>Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access &amp; opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact <a href=\"mailto:hr-help-canada@synopsys.com\">hr-help-canada@synopsys.com</a>.</p>\n<p>Benefits:</p>\n<p>At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We&#39;re proud to provide the comprehensive benefits and rewards that our team truly deserves.</p>\n<p>Visit Benefits Page</p>\n<ul>\n<li>Health &amp; Wellness</li>\n<li>Time Away</li>\n<li>Family Support</li>\n<li>ESPP</li>\n<li>Retirement Plans</li>\n<li>Compensation</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_46cf12da-6c5","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/nepean/asic-digital-design-principal-15193/44408/91882458064","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Firmware","ASIC design","verification","system validation","technical leadership","UVM methodology","System Verilog","MATLAB","Perl","Python","C++","high-speed memory interface architectures","mixed-signal design"],"x-skills-preferred":["Shell","Perl","Python","C++","DFT","ATPG","design for debug techniques"],"datePosted":"2026-03-09T11:03:54.840Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Nepean, Ontario, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Firmware, ASIC design, verification, system validation, technical leadership, UVM methodology, System Verilog, MATLAB, Perl, Python, C++, high-speed memory interface architectures, mixed-signal design, Shell, Perl, Python, C++, DFT, ATPG, design for debug techniques"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0e3991a3-f11"},"title":"ASIC Digital Design, Sr Engineer","description":"<p>Opening.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.</p>\n<ul>\n<li>Designing and verifying complex ASIC digital and mixed-signal systems using Verilog or VHDL.</li>\n<li>Analyzing digital and analog specifications to develop robust system-level designs.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>Master’s degree in Electrical Engineering or related field, with at least 5 years of relevant industry experience.</li>\n<li>Proficient in Verilog or VHDL for digital design and verification.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0e3991a3-f11","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/nepean/asic-digital-design-sr-engineer-14141/44408/90970191968","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","VHDL","Digital design","Verification"],"x-skills-preferred":["ASIC design","Mixed-signal design","Chip architecture","Circuit design"],"datePosted":"2026-01-28T15:09:59.985Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Nepean, Ontario, Canada"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, VHDL, Digital design, Verification, ASIC design, Mixed-signal design, Chip architecture, Circuit design"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_50817612-6f4"},"title":"Product Manager USB Solution IP","description":"<p>We are seeking a Product Manager to lead the development and marketing of our USB Solution IP products. The successful candidate will have a solid background in product management, particularly in the semiconductor industry, and will be responsible for defining and promoting products to achieve sustainable growth within the USB Solution IP product lines.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<ul>\n<li>Engaging in business development and customer meetings to identify and drive business opportunities.</li>\n<li>Defining and promoting products to achieve sustainable growth within the USB Solution IP product lines.</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>BS EE with 10+ years of relevant experience, or MS EE with 8+ years of relevant experience (MBA preferred).</li>\n<li>Experience in product marketing or technical marketing, preferably in system-level, ASIC, or system-on-chip design.</li>\n<li>Knowledge of USB protocol, mixed signal, and semiconductor chip design.</li>\n<li>Ability to analyze market segments and applications.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_50817612-6f4","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/sunnyvale/product-manager-usb-solution-ip/44408/90965314000","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$185000-$277000","x-skills-required":["product management","semiconductor industry","USB protocol","mixed signal","semiconductor chip design"],"x-skills-preferred":["MBA","product marketing","technical marketing","system-level design","ASIC design","system-on-chip design"],"datePosted":"2026-01-28T15:05:24.500Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Sunnyvale, California, United States"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"product management, semiconductor industry, USB protocol, mixed signal, semiconductor chip design, MBA, product marketing, technical marketing, system-level design, ASIC design, system-on-chip design","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":185000,"maxValue":277000,"unitText":"YEAR"}}}]}