{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/architectural-simulators"},"x-facet":{"type":"skill","slug":"architectural-simulators","display":"Architectural Simulators","count":2},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_568dcff2-ed1"},"title":"RTL & Co-design Engineer (junior)","description":"<p><strong>RTL &amp; Co-design Engineer (junior)</strong></p>\n<p><strong>Location</strong></p>\n<p>San Francisco</p>\n<p><strong>Employment Type</strong></p>\n<p>Full time</p>\n<p><strong>Department</strong></p>\n<p>Scaling</p>\n<p><strong>Compensation</strong></p>\n<ul>\n<li>$225K – $445K • Offers Equity</li>\n</ul>\n<p>The base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.</p>\n<ul>\n<li>Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts</li>\n</ul>\n<ul>\n<li>Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)</li>\n</ul>\n<ul>\n<li>401(k) retirement plan with employer match</li>\n</ul>\n<ul>\n<li>Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)</li>\n</ul>\n<ul>\n<li>Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees</li>\n</ul>\n<ul>\n<li>13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)</li>\n</ul>\n<ul>\n<li>Mental health and wellness support</li>\n</ul>\n<ul>\n<li>Employer-paid basic life and disability coverage</li>\n</ul>\n<ul>\n<li>Annual learning and development stipend to fuel your professional growth</li>\n</ul>\n<ul>\n<li>Daily meals in our offices, and meal delivery credits as eligible</li>\n</ul>\n<ul>\n<li>Relocation support for eligible employees</li>\n</ul>\n<ul>\n<li>Additional taxable fringe benefits, such as charitable donation matching and wellness stipends, may also be provided.</li>\n</ul>\n<p>More details about our benefits are available to candidates during the hiring process.</p>\n<p>This role is at-will and OpenAI reserves the right to modify base pay and other compensation components at any time based on individual performance, team or company results, or market conditions.</p>\n<p><strong><strong>About the Team</strong></strong></p>\n<p>OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI’s supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI.</p>\n<p><strong><strong>About the Role</strong></strong></p>\n<p>We’re looking for a RTL Engineer to design and implement key compute, memory, and interconnect components for our custom AI accelerator. You’ll work closely with architecture, verification, physical design, and ML engineers to translate AI workloads into efficient hardware structures. This is a hands-on design role with significant ownership across definition, modeling, and implementation.</p>\n<p>This role is based in San Francisco, CA. We use a hybrid work model of 3 days in the office per week and offer relocation assistance to new employees.</p>\n<p><strong><strong>In this role you will:</strong></strong></p>\n<ul>\n<li>Produce clean, production-quality microarchitecture and RTL for major accelerator subsystems</li>\n</ul>\n<ul>\n<li>Contribute to architectural studies including performance modeling and feasibility analysis.</li>\n</ul>\n<ul>\n<li>Collaborate with software, simulator, and compiler teams to ensure hardware/software co-design and workload fit.</li>\n</ul>\n<ul>\n<li>Partner with DV and PD to ensure functional correctness, timing closure, area/power targets, and clean integration.</li>\n</ul>\n<ul>\n<li>Build and review performance and functional models to validate design intent.</li>\n</ul>\n<ul>\n<li>Participate in design reviews, documentation, and bring-up support across the full silicon lifecycle.</li>\n</ul>\n<p><strong><strong>You Might Thrive In This Role If You Have:</strong></strong></p>\n<ul>\n<li>Graduate-level research or industry experience in computer architecture, AI/ML hardware–software co-design, including workload analysis, dataflow mapping, or accelerator algorithm optimization.</li>\n</ul>\n<ul>\n<li>Expertise writing production-quality RTL in Verilog/SystemVerilog, with a track record of delivering complex blocks to tape-out.</li>\n</ul>\n<ul>\n<li>Experience developing hardware design models or architectural simulators, ideally for AI/ML or high-performance compute systems.</li>\n</ul>\n<ul>\n<li>Familiarity with industry-standard design tools (lint, CDC/RDC, synthesis, STA) and methodologies.</li>\n</ul>\n<ul>\n<li>Ability to work cross-functionally with architecture, ML systems, compilers, and verification teams.</li>\n</ul>\n<ul>\n<li>Strong problem-solving skills and ability to think across abstraction layers, from algorithms to circuits.</li>\n</ul>\n<ul>\n<li>Passion for building industry-leading massive-scale hardware systems.</li>\n</ul>\n<p>_To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations._</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_568dcff2-ed1","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/77b815de-b7c5-4b87-8582-e8c752aea849","x-work-arrangement":"hybrid","x-experience-level":"junior","x-job-type":"full-time","x-salary-range":"$225K – $445K • Offers Equity","x-skills-required":["RTL","Verilog","SystemVerilog","Computer Architecture","AI/ML Hardware–Software Co-design","Workload Analysis","Dataflow Mapping","Accelerator Algorithm Optimization","Hardware Design Models","Architectural Simulators","Industry-standard Design Tools","Lint","CDC/RDC","Synthesis","STA","Methodologies"],"x-skills-preferred":[],"datePosted":"2026-03-06T18:39:06.360Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL, Verilog, SystemVerilog, Computer Architecture, AI/ML Hardware–Software Co-design, Workload Analysis, Dataflow Mapping, Accelerator Algorithm Optimization, Hardware Design Models, Architectural Simulators, Industry-standard Design Tools, Lint, CDC/RDC, Synthesis, STA, Methodologies","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":225000,"maxValue":445000,"unitText":"YEAR"}}},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_d094148d-0e0"},"title":"RTL & Codesign Engineer","description":"<p><strong>Job Posting</strong></p>\n<p><strong>RTL &amp; Codesign Engineer</strong></p>\n<p><strong>Location</strong></p>\n<p>San Francisco</p>\n<p><strong>Employment Type</strong></p>\n<p>Full time</p>\n<p><strong>Department</strong></p>\n<p>Scaling</p>\n<p><strong>Compensation</strong></p>\n<ul>\n<li>$225K – $445K • Offers Equity</li>\n</ul>\n<p>The base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. If the role is non-exempt, overtime pay will be provided consistent with applicable laws. In addition to the salary range listed above, total compensation also includes generous equity, performance-related bonus(es) for eligible employees, and the following benefits.</p>\n<ul>\n<li>Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts</li>\n</ul>\n<ul>\n<li>Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)</li>\n</ul>\n<ul>\n<li>401(k) retirement plan with employer match</li>\n</ul>\n<ul>\n<li>Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)</li>\n</ul>\n<ul>\n<li>Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees</li>\n</ul>\n<ul>\n<li>13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)</li>\n</ul>\n<ul>\n<li>Mental health and wellness support</li>\n</ul>\n<ul>\n<li>Employer-paid basic life and disability coverage</li>\n</ul>\n<ul>\n<li>Annual learning and development stipend to fuel your professional growth</li>\n</ul>\n<ul>\n<li>Daily meals in our offices, and meal delivery credits as eligible</li>\n</ul>\n<ul>\n<li>Relocation support for eligible employees</li>\n</ul>\n<ul>\n<li>Additional taxable fringe benefits, such as charitable donation matching and wellness stipends, may also be provided.</li>\n</ul>\n<p>More details about our benefits are available to candidates during the hiring process.</p>\n<p>This role is at-will and OpenAI reserves the right to modify base pay and other compensation components at any time based on individual performance, team or company results, or market conditions.</p>\n<p><strong><strong>About the Team</strong></strong></p>\n<p>OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI’s supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI.</p>\n<p><strong><strong>About the Role</strong></strong></p>\n<p>We’re looking for a RTL Engineer to design and implement key compute, memory, and interconnect components for our custom AI accelerator. You’ll work closely with architecture, verification, physical design, and ML engineers to translate AI workloads into efficient hardware structures. This is a hands-on design role with significant ownership across definition, modeling, and implementation.</p>\n<p>This role is based in San Francisco, CA. We use a hybrid work model of 3 days in the office per week and offer relocation assistance to new employees.</p>\n<p><strong><strong>In this role you will:</strong></strong></p>\n<ul>\n<li>Produce clean, production-quality microarchitecture and RTL for major accelerator subsystems</li>\n</ul>\n<ul>\n<li>Contribute to architectural studies including performance modeling and feasibility analysis.</li>\n</ul>\n<ul>\n<li>Collaborate with software, simulator, and compiler teams to ensure hardware/software co-design and workload fit.</li>\n</ul>\n<ul>\n<li>Partner with DV and PD to ensure functional correctness, timing closure, area/power targets, and clean integration.</li>\n</ul>\n<ul>\n<li>Build and review performance and functional models to validate design intent.</li>\n</ul>\n<ul>\n<li>Participate in design reviews, documentation, and bring-up support across the full silicon lifecycle.</li>\n</ul>\n<p><strong><strong>You Might Thrive In This Role If You Have:</strong></strong></p>\n<ul>\n<li>Graduate-level research or industry experience in computer architecture, AI/ML hardware–software co-design, including workload analysis, dataflow mapping, or accelerator algorithm optimization.</li>\n</ul>\n<ul>\n<li>Expertise writing production-quality RTL in Verilog/SystemVerilog, with a track record of delivering complex blocks to tape-out.</li>\n</ul>\n<ul>\n<li>Experience developing hardware design models or architectural simulators, ideally for AI/ML or high-performance compute systems.</li>\n</ul>\n<ul>\n<li>Familiarity with industry-standard design tools (lint, CDC/RDC, synthesis, STA) and methodologies.</li>\n</ul>\n<ul>\n<li>Ability to work cross-functionally with architecture, ML systems, compilers, and verification teams.</li>\n</ul>\n<ul>\n<li>Strong problem-solving skills and ability to think across abstraction layers, from algorithms to circuits.</li>\n</ul>\n<ul>\n<li>Passion for building industry-leading massive-scale hardware systems.</li>\n</ul>\n<p>_To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations._</p>\n<p><strong>About OpenAI</strong></p>\n<p>OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_d094148d-0e0","directApply":true,"hiringOrganization":{"@type":"Organization","name":"OpenAI","sameAs":"https://jobs.ashbyhq.com","logo":"https://logos.yubhub.co/openai.com.png"},"x-apply-url":"https://jobs.ashbyhq.com/openai/31b998a9-f62a-439e-89e4-b51aea6311f7","x-work-arrangement":"hybrid","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":"$225K – $445K • Offers Equity","x-skills-required":["RTL","Verilog/SystemVerilog","Computer Architecture","AI/ML Hardware–Software Co-design","Workload Analysis","Dataflow Mapping","Accelerator Algorithm Optimization","Industry-standard Design Tools","Lint","CDC/RDC","Synthesis","STA"],"x-skills-preferred":["Hardware Design Models","Architectural Simulators","AI/ML or High-Performance Compute Systems","Cross-functional Collaboration","Problem-solving Skills","Abstraction Layers"],"datePosted":"2026-03-06T18:28:47.631Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Francisco"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"RTL, Verilog/SystemVerilog, Computer Architecture, AI/ML Hardware–Software Co-design, Workload Analysis, Dataflow Mapping, Accelerator Algorithm Optimization, Industry-standard Design Tools, Lint, CDC/RDC, Synthesis, STA, Hardware Design Models, Architectural Simulators, AI/ML or High-Performance Compute Systems, Cross-functional Collaboration, Problem-solving Skills, Abstraction Layers","baseSalary":{"@type":"MonetaryAmount","currency":"USD","value":{"@type":"QuantitativeValue","minValue":225000,"maxValue":445000,"unitText":"YEAR"}}}]}