{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/skill/advanced-nodes-under-12nm"},"x-facet":{"type":"skill","slug":"advanced-nodes-under-12nm","display":"Advanced Nodes Under 12nm","count":2},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_ecffd147-5a5"},"title":"Soc Engineer (synthesis/timing)","description":"<p>Opening. Our team is looking for a SOC engineer to work on ASIC/SOC projects in Synopsys Ho Chi Minh City, District 7.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Responsible for the development and implementation of System Design Solutions using Synopsys EDA tools and IP to solve customer problems as part of a service project team. Contributes to both turnkey projects and as a trusted advisor to customer design. Develop innovative solutions to problems with little guidance and implement them independently. Set task-level goals and consistently meet schedules. Works with other Synopsys teams including BU AEs and Sales to develop, broaden and deploy Tool and IP solutions.</p>\n<ul>\n<li>Synthesis</li>\n<li>LEC</li>\n<li>LDRC</li>\n<li>GCA</li>\n<li>STA</li>\n<li>PTPX</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>2 - 4 years of related experience.</li>\n<li>Good of ASIC/SOC design, synthesis, timing closure.</li>\n<li>Familiar with Synthesis, LEC, STA flow.</li>\n<li>It’s a plus if you have experience in low-power, high-performance design, advanced nodes under 12nm.</li>\n<li>Knowledge of RTL, DFT, LDRC, GCA, VCLP, PTPX, IREM is advantageous.</li>\n<li>Familiar with scripting languages, such as TCL, Perl, Python.</li>\n<li>Good English/communication skills and willingness to work with customer.</li>\n<li>BS or MS with an EE or related major</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_ecffd147-5a5","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/soc-engineer-synthesis-timing/44408/92181994880","x-work-arrangement":"onsite","x-experience-level":"mid","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Synthesis","LEC","STA","PTPX"],"x-skills-preferred":["low-power","high-performance design","advanced nodes under 12nm","RTL","DFT","LDRC","GCA","VCLP","IREM","TCL","Perl","Python"],"datePosted":"2026-03-04T17:10:41.176Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Synthesis, LEC, STA, PTPX, low-power, high-performance design, advanced nodes under 12nm, RTL, DFT, LDRC, GCA, VCLP, IREM, TCL, Perl, Python"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_989e07eb-cc7"},"title":"Soc Engineer (synthesis/timing)","description":"<p>Opening. Our team is looking for a SOC engineer to work on ASIC/SOC projects in Synopsys Ho Chi Minh City, District 7.</p>\n<p><strong>What you&#39;ll do</strong></p>\n<p>Responsible for the development and implementation of System Design Solutions using Synopsys EDA tools and IP to solve customer problems as part of a service project team. Contributes to both turnkey projects and as a trusted advisor to customer design. Develop innovative solutions to problems with little guidance and implement them independently. Set task-level goals and consistently meet schedules. Works with other Synopsys teams including BU AEs and Sales to develop, broaden and deploy Tool and IP solutions.</p>\n<ul>\n<li>Synthesis</li>\n<li>LEC</li>\n<li>LDRC</li>\n<li>GCA</li>\n<li>STA</li>\n<li>PTPX</li>\n</ul>\n<p><strong>What you need</strong></p>\n<ul>\n<li>6-12 years of related experience.</li>\n<li>Good of ASIC/SOC design, synthesis, timing closure.</li>\n<li>Familiar with Synthesis, LEC, STA flow.</li>\n<li>It’s a plus if you have experience in low-power, high-performance design, advanced nodes under 12nm.</li>\n<li>Knowledge of RTL, DFT, LDRC, GCA, VCLP, PTPX, IREM is advantageous.</li>\n<li>Familiar with scripting languages, such as TCL, Perl, Python.</li>\n<li>Good English/communication skills and willingness to work with customer.</li>\n<li>BS or MS with an EE or related major</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_989e07eb-cc7","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/ho-chi-minh-city/soc-engineer-synthesis-timing/44408/92181994832","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"employee","x-salary-range":null,"x-skills-required":["Synthesis","LEC","STA","PTPX"],"x-skills-preferred":["low-power","high-performance design","advanced nodes under 12nm","RTL","DFT","LDRC","GCA","VCLP","IREM","TCL","Perl","Python"],"datePosted":"2026-03-04T17:09:47.992Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Ho Chi Minh City"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"Synthesis, LEC, STA, PTPX, low-power, high-performance design, advanced nodes under 12nm, RTL, DFT, LDRC, GCA, VCLP, IREM, TCL, Perl, Python"}]}