{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/city/yongin-si/"},"x-facet":{"type":"city","slug":"yongin-si","display":"Yongin-si","count":2},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_aa522115-815"},"title":"Staff Product Engineer - Physical Verification","description":"<p>Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing.</p>\n<p>As a Staff Product Engineer - Physical Verification, you will work directly with semiconductor companies building the next generation of chips, and what you deliver will determine whether they tape out on time or spend another month in verification hell.</p>\n<p><strong>Responsibilities</strong></p>\n<ul>\n<li>Review customer and foundry specifications to develop, enhance, and maintain ICV rule decks and methodologies for DRC, LVS, PERC, ESD, and other physical verification requirements</li>\n<li>Serve as the primary technical interface between customers, foundries, R&amp;D, and product engineering teams to translate requirements, drive feature implementation, and resolve complex verification issues</li>\n<li>Lead project planning and execution by aligning resources, schedules, risks, and deliverables to achieve high-quality releases and meet customer tapeout milestones on time</li>\n<li>Drive continuous improvement of tools, runsets, and verification methodologies through automation, scripting in Python, TCL, Perl, or Shell, and scalable development frameworks</li>\n<li>Provide technical leadership by making architectural decisions, proposing solutions for advanced node and 3DIC challenges, conducting technical reviews, and mentoring team members</li>\n<li>Conduct technical presentations, workshops, training sessions, and product demonstrations to promote best practices and advanced verification methodologies to customers and foundries</li>\n<li>Collaborate across Synopsys product teams to evaluate, validate, and deploy new ICV features that enhance runset quality, improve productivity, and ensure interoperability across the signoff ecosystem</li>\n</ul>\n<p><strong>Requirements</strong></p>\n<ul>\n<li>BSc in Electrical Engineering or equivalent with at least 9 years of relevant experience, or MSc with at least 7 years of experience</li>\n<li>Thorough understanding of physical verification and hands-on experience with at least one physical verification tool like ICV, Calibre, PVS (Pegasus), or other ESD tools</li>\n<li>Extensive knowledge and hands-on experience in runset development for DRC, LVS, PERC, or ESD across multiple process nodes</li>\n<li>Excellent proficiency in Python, Perl, Shell, or TCL scripting language for automation and verification flow development</li>\n<li>Understanding of customer requirements from a physical design perspective, including layout, timing closure, and signoff constraints</li>\n<li>Hands-on experience with software development processes including project planning, version control systems like Git, and bug tracking tools</li>\n<li>Excellent teamwork and communication skills, with the ability to work effectively across global teams and time zones</li>\n</ul>\n<p><strong>Benefits</strong></p>\n<ul>\n<li>Comprehensive medical and healthcare plans that work for you and your family</li>\n<li>Time away: company holidays, ETO and FTO Programs</li>\n<li>Family support: maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more</li>\n<li>ESPP: purchase Synopsys common stock at a 15% discount, with a 24-month look-back</li>\n<li>Retirement plans: save for your future with our retirement plans that vary by region and country</li>\n<li>Competitive salaries</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">Job Data by <a href=\"https://yubhub.co\">YubHub</a>.</p>","url":"https://careers.synopsys.com/job/yongin-si/staff-product-engineer-physical-verification/44408/101424198480","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/yongin-si/staff-product-engineer-physical-verification/44408/101424198480","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":null,"x-salary-range":null,"x-skills-required":["Physical Verification","ICV","Calibre","PVS (Pegasus)","Python","Perl","Shell","TCL","DRC","LVS","PERC","ESD"],"x-skills-preferred":[],"x-benefits":["pension","health_insurance","paid_leave","equity"],"x-licences":[],"x-visa-sponsorship":"unknown","x-visa-sponsorship-text":null,"x-work-authorisation":"unknown","x-work-authorisation-text":null,"datePosted":"2026-10-03T03:04:04.098Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Yongin-si, Gyeonggi-do"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"Physical Verification, ICV, Calibre, PVS (Pegasus), Python, Perl, Shell, TCL, DRC, LVS, PERC, ESD"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_35137d53-909"},"title":"High Speed IP PHY/USB Applications Principal Engineer","description":"<p>You will be a High Speed IP PHY/USB Applications Principal Engineer at Synopsys, working on providing technical support to customers integrating DesignWare USB Mixed Signal PHY IP.</p>\n<p>Your responsibilities will include:</p>\n<ul>\n<li>Providing technical support to customers integrating DesignWare USB Mixed Signal PHY IP from initial integration through silicon bring-up and debug</li>\n<li>Troubleshooting customer issues across synthesis, static timing analysis, design-for-test, and clock domain crossing in USB PHY and SoC integration contexts</li>\n<li>Guiding customers through USB 2.0, USB 3.x, and Type-C implementation considerations and design tradeoffs, and helping define bring-up and debug plans that reduce time-to-silicon</li>\n<li>Collaborating closely with the Korea AE team and Synopsys R&amp;D and product teams to escalate complex issues, drive root-cause analysis, and ensure timely closure during critical milestones</li>\n<li>Contributing to customer support coverage for other high-speed interface PHY IP in collaboration with colleagues, leveraging similar integration and debug fundamentals</li>\n<li>Delivering technical presentations and integration best practices to customer engineering teams during design reviews and key program checkpoints</li>\n<li>Traveling occasionally to customer sites across Korea and the region to support critical milestones</li>\n</ul>\n<p>The impact you will have:</p>\n<ul>\n<li>Enabling customer success on high-stakes tapeouts by resolving USB PHY integration issues that would otherwise delay schedules</li>\n<li>Reducing time-to-silicon by providing clear, actionable guidance during integration, constraints closure, and silicon bring-up</li>\n<li>Building deep technical relationships with leading semiconductor companies in Korea as their trusted advisor</li>\n<li>Shaping future IP releases by channeling real customer pain points back into the product team</li>\n<li>Expanding Synopsys footprint in customer accounts through technical depth, responsiveness, and cross-team collaboration</li>\n</ul>\n<p>To be successful in this role, you will need:</p>\n<ul>\n<li>A Bachelor&#39;s or Master&#39;s in Electrical Engineering or Computer Engineering with 10 to 20+ years of ASIC design, verification, or SoC integration experience</li>\n<li>Strong working knowledge of synthesis, static timing analysis, design-for-test, and clock domain crossing</li>\n<li>Ability to work independently and drive ambiguous, customer-driven issues to resolution</li>\n<li>Excellent communication skills in Korean and English, able to explain complex concepts clearly</li>\n<li>USB 2.0, USB 3.x, Type-C, or USB PHY integration experience is a strong plus</li>\n<li>Broader high-speed interface background is a plus and helps with collaborative cross-IP support coverage</li>\n<li>Willingness to travel occasionally within Korea and the region</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">Job Data by <a href=\"https://yubhub.co\">YubHub</a>.</p>","url":"https://careers.synopsys.com/job/yongin-si/high-speed-ip-phy-usb-applications-principal-engineer/44408/95924563824","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/yongin-si/high-speed-ip-phy-usb-applications-principal-engineer/44408/95924563824","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC design","verification","SoC integration","synthesis","static timing analysis","design-for-test","clock domain crossing","USB 2.0","USB 3.x","Type-C","USB PHY integration"],"x-skills-preferred":["MIPI","PCIe","HDMI"],"x-benefits":[],"x-licences":[],"x-visa-sponsorship":"unknown","x-visa-sponsorship-text":null,"x-work-authorisation":"unknown","x-work-authorisation-text":null,"datePosted":"2026-08-20T02:40:17.069Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Yongin-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC design, verification, SoC integration, synthesis, static timing analysis, design-for-test, clock domain crossing, USB 2.0, USB 3.x, Type-C, USB PHY integration, MIPI, PCIe, HDMI"}]}